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ABSTRACT 
The existing techniques such as: analogue phase-locked loop ( APLL ) circuit and 
first in first out ( FIFO ) technique for jitter reduction are not satisfactory when the 
low frequency jitter ( wander ) exists. This thesis presents several techniques for 
achieving better performance of jitter reduction that can be used in digital audio. The 
following techniques are presented: 
It is shown that using the all digital phase-locked loop ( ADPLL ) circuit can 
reduce the jitter and / or wander significantly. It is because the ADPLL can set the cut-
off frequency or locked range extremely low ( i.e.: lock range < 1.314mHz for 
44.1kHz in practice ) . This locked range is difficult to achieve in the analogue phase-
locked (APLL ) loop circuit due to very long initial lock-on time. 
We have made circuit comparisons between the ADPLL and APLL. The 
frequency against voltage stability and frequency against temperature stability of 
APLL circuit are not better than that of the ADPLL circuit. 
We study the design of extremely stable power supply circuit to get better 
voltage regulation with a low noise, low dc offset Op-amp as a voltage comparator 
and use current feedback Op-amp as a current buffer to provide dynamic current to the 
load. We also study the design of extremely stable discrete transistor oscillator circuit 
to minimize the master clock jitter level successfully, and the design of temperature 
compensated circuit for crystal oscillator in order to minimize the master clock 
temperature drift. 
In addition, the jitter occurring in digital audio chain is presented and 
discussed. Jitter reduction techniques can be applied to the circuit level ( especially 
discussed in this thesis ), board level, and system level. 
Finally, we suggested that further analysis of jitter should be obtained by 
using high quality measurement instrument, i.e.: Audio precision system two, real-
time modular oscilloscope mainframe ( HP 54720D 8GSa/^ s ) plus the time-interval 
measurement software ( MlTM ) or digitizing oscilloscopes ( HP 54750A ) with the 
clockjitter analyzer software HP E1725B Option 243 TIA. 
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LIST OF SYMBOLS AND GLOSSARY 
1. AES/EBU INTERFACE: A digital interface standard for professional audio 
equipment interconnection. 
2. DYNAMIC RANGE: The difference, usually expressed in dB, between the 
highest and lowest amplitude portions of a signal, or between the highest 
amplitude signal which a device can linearly handle and the noise level of the 
devices. 
3. ECPD: Edge-controlled phase detector. 
4. JITTER: The undesirable cycle-to-cycle variation in the period of a reference 
clock, such as are used in digital audio converters. Jitter can cause modulation 
sidebands and noise if converters operate from ajittered clock. Excessivejitter in 
an interface can cause digitally-interfaced equipment to malfunction. 
5. SPDIF: Sony Philips Digital Interface; a digital interface for consumer audio 
equipment. Sometimes also referred to as the EIAJ interface. The SPDIF is similar 
to the professional AES/EBU interface, but is normally an unbalanced coaxial 
signal of lower amplitude. Most of the status byte definitions are different between 
SPDIF and AES/EBU. 
6. STEREOPHILE: USA. audio magazines. 
7. THD+N: Total harmonic distortion plus noise. Measured by attenuation the 
fundamental signal with a narrow-band notch filter, then measuring the remaining 
signal which consists ofharmonics of various order wide-band noise, and possibly 
interfering signals . This is the common harmonic distortion method implemented 
in most analyzers. 
8. EXORPD: exclusive-or phase detector. 
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Chapter 1 
1 INTRODUCTION 
The growth of digital audio, such as CD has been rapidly increased since its 
introductions to the consumer market more than ten years. It was discovered that the 
effect of timing jitter or sampling jitter was the major factor for degradation of the 
digital audio sound quality. Stereophile ( USA. audio magazines ) has reported an 
interesting correlation between source material and measured jitter. For example, 
using the CBS test disk as the source, with sine-wave signals of lKHz ( OdB ) , lKHz 
(-90dB ) , and digital silence and using the Meitner jitter analyzer, Stereophile found 
a direct correlation between some of the signals and the observed jitter. In particular, 
they found that very low-amplitude signals ( -90dB ) exhibit jitter-spectrum 
frequencies that match the test signals and their harmonics. The mathematical 
derivation of the effects ofjittered sampling and the clockjitter on DAC are reported 
in [70,71,72]. 
There is a variety of system timing failure mechanisms attributable to 
sampling jitter or clock jitter. Some are caused by an excessively short clock period, 
some others by large instantaneous changes in the period, and others by an 
accumulation ofjitter in a phase-locked loop ( PLL ) circuit or oscillator over multiple 
cycles. Still others attributed more to the spectrum of the modulation than to the actual 
magnitude of the modulation. PLLs are a prime example of a device sensitive to the 
latter class of failures. 
In the present thesis, we will address three aspects of jitter: what is the jitter, 
why does jitter occur in digital audio andjitter reduction techniques. 
In Chapter 1, we describe what is thejitter. 
In Chapter 2, we describe the cause and effect ofjitter in digital audio. 
In Chapter 3, we investigate and propose various methods forjitter reduction, 
by the hardware circuit design. Also we propose to use all digital phase locked loop ( 
ADPLL ) circuit, which incorporates with the digital audio interface chip to reduce the 
jitter. Some computer simulated results and experimental results are also given. 
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In Chapter 4, we describe the application circuit block diagram of jitter 
reduction. 
Finally, in Chapter 5, we summarize the contributions of the thesis and discuss 
the directions for future development. 
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1.1 What is thejitter? 
Jitter is simply defined as the time variations in the sample period [65]. In practice, 
the long-term phase variations below 10 Hz are called Wander——low frequency jitter 
,and those above 10 Hz are called Jitter [1], [1. 
Jitter amplitude is defined as the variation in time from the ideal sample 
period A. 
Jitter frequency is defined as the rate of change from ideal sample time. 
Jitter is the time-base error or timing uncertainty of the data or clock signals. It 
is caused by the variation of time delays in the circuit paths from component to 
component in the signal path. The industrial standards of sampling frequencies are 
32kHz for MD player, 44.1kHz for CD player and 48kHz for DAT ( digital audio tape 
)• An error of a few nano-second in the sampling time can cause major degrade in the 
system dynamic range and the signal to noise ( S/N ) [8] of the digital to analog 
converter ( DAC ) analog output. The plot of distortion against jitter is in Section 
7.1.3 figure 12. 
Jitter has the following characteristics: 
• The variations in the time base of a system is regular and periodic ( possibly 
sinusoidal). In an analog signal system it is called Wow & flutter . The variation 
can cause spurious tones at low signal levels which block our perception of critical 
ambient decay and thus truncate the dynamic range of the reproduction. 
• The variations are random / Gaussian distributed (incoherent, white noise ) and its 
presence tends to mask the low level musical material. 
• The effect of Jitter can be a combination of the above three degradations. 
For the clock jitter it can be modeled as a frequency modulation ( FM ) 
process. It is caused by noise or changes in temperature of the active components (ie: 
CMOS chips ). This modulation causes the timing to vary slightly at the positive and 
negative going edges of the signal.[7] , [19]. One notable result is that the level of the 
noise or the sidebands is proportional to the slope of the input signal, i.e.: the worst 
case occurs at the highest frequency full-scale input ( a full-scale 20kHz sinusoid ). 
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Chaper 2 
2 WHY DOES JITTER OCCUR IN DIGITAL AUDIO 
2.1 Poorly-designed Phase Locked Loop (PLL ) 
Poorly-designed Phase Locked Loop ( PLL ) circuit especially the phase detector 
circuit has Dead Zone region ( undetectable phase difference range ) and the 
counting dividers that can increase jitter level [59:. 
The minimum peak-to-peak phase error caused by this dead zone is equal to 
271 • Tdeadzone •“, 
y| Tperiod ( 2 \ ) 
The dead-zone [73] occurs when the loop is in a locked mode and the output 
of the charge pump does not change for small changes in the input signals at the phase 
detector. 
A 0° phase difference between the phase lock loop's phase detector two input 
terminals ( one input is the reference input and the other input is the voltage control 
oscillator output or the counting dividers output ) or cause a race condition in the 
integrated circuit. This race condition which can cause an undetermined state in the 
phase-detector logic is called Dead Zone. In this condition, the phase detector output 
is sensitive to circuit-loading effects that can cause non-linearity in the phase-versus-
output-voltage transfer function. 
This non-linearity produces 
1. higher reference sidebands; 
2. loop instability; 
3. longer loop settling time; 
4. higher phase noise or phase jitter 
5. erratic operation when the VCO is locked in phase with the input signal. The race 
condition depends on the rise, fall and propagation time of the integration circuits . 
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The width of the dead zone ( non-linear distortion zone ) depends on the rise, 
fall and propagation times . These intervals decrease with the higher-speed digital-
logic families (i.e. 54/74ACT series ) , and a high speed phase detector ( AD9901 ) 
has a smaller dead zone than a lower speed counter part (HC4046 ) . 
With proper interfacing together with a PLL circuit using a no dead zone high 
speed phase detector ( AD9901 ) with a moderate cut-off frequency ( of about 1kHz 
cut-off frequency ) can reduce jitter [48]. For further jitter reduction, the All digital 
phase lock loop ( ADPLL ) circuit must be used . ADPLL will be discussed in detail 
in section 3.3. 
However, time jitter in phase-locked loop circuit's pulse-synchronized and 
counting dividers can increase jitter level [59] in-side the PLL cut-off frequency. 
The triggering effect encountered in these types of frequency dividing circuit 
is released when the input waveform u(t) reaches a predetermined level. The 
superimposed spurious signals and changes of the triggering level itself, due to the 
ambient temperature shift the time of the triggering. 
In the first approximation, the first two terms of the Taylor expansion may be 
sufficient for its evaluation. 
u(tk) =u(kT) + u ' ( k T ) ( t , - k T ) (2.2) 
where kT is the ideal time of the k-th triggering and is the actual time. 
The amount of the time jitter ( AT^) is 
ATk = K - k T ) 
* ) - • ) ] _ 
n 1 
=-ui(tk) p~~-~~^ 
L [ • ) ] (2.3) 
where u,( t ) is the interfering signal. 
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From the above equation, the smallest spurious timejitter AT^ requires placing 
of the triggering level at the steepest part of the input waveform. 
A frequency dividing chain begins with a shaping circuit which is driven by a 
sinewave 
u( t ) = V, sincot 
U t ) =CO V, 
ATk = -w/(tk)~~-~~ 
¢0 • Vs ( 2 . 4 ) 
The individual dividing circuits are driven by pulses or nearly rectangular 
waves with steep leading or trailing edges. The actual triggering slope may be 
expressed approximately by 
w'(t) = V s ^ ; 
tleacl ( 2.5 ) 
where t,,3d<<T 
ATk = - ui • tk • tlead • — 
Vs (2.6) 
That means the time jitter introduced in a pulse-synchronized or counting 
divider may be kept at a very low level, even in long chains of dividing circuits [66]. 
10 
JITTER REDUCTION TECHNIQUES FOR DIGITAL A UDIO 7 
2.1.1 Digital data problem 
The digital audio data is SPDIF format that have the similar property of non-
return-to-zero (NRZ ) data format. In the NRZ format, each bit has a duration of T^  ( 
bit period ), is equally likely to be ZERO or ONE, and is statistically independent of 
1 
n = — 
other bits. The quantity ^b is called the bit rate and measured in bits/s. The 
various SPDIF signals pulse width are shown in below table: 
item sampling one period two periods Maximum three periods (3T) 
frequency ( lT ) pulse ( 2T) pulse frequency pulse width or 
(kHz) width(ns) width(ns) f=l /T(MHz) preamble pulse 
width( ns) 
T ^ ^ 4^ 4.098 7^ 
~2. 44 l P77 ^ 5.650 5Sl 
T 48 1 ^ ^ 6.135 4 ^ 
NRZ data has two attributes that make the task of clock recovery difficult. 
First, due to the lack of a spectral component at the bit rate in the NRZ format, a clock 
recovery circuit may lock to spurious signals or simply not locked at all. The spectrum 
of NRZ data has nulls at frequencies that are integer multiples of the bit rate, for 
example, if the data rate is 11.2896Mb/s, the spectrum has no energy at 11.2896MHz. 
The fastest waveform for a 11.2896Mb/s stream of data is obtained by alternating 
between ONE and ZERO every 88.577ns. The result is a 5.6448MHz square wave, 
with the absence of all the even-order harmonics. From another point of view, if an 
NRZ sequence with rate r^  is multiplied by A sin ( 2 % m r^  t ) , the results has a zero 
average for all integers m, indicating that the waveform contains no frequency 
components at m ( r^). 
It is also helpful to know the shape of the NRZ data spectrum. Since the auto-
correlation function of a random binary sequence is [74]. 
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/Jx(x) = l - - T <Tb 
Tb (2.7) 
=0 M<^^ (2.8) 
the power spectral density equals 
iMco) = 7 { s _ ^ ] 2 
L ^TbH 2.9) 
CO = 2mn — 
It is showed that this function vanished at Tb Jn contrast, return-to-zero ( 
RZ ) data has finite power at such frequencies. 
Second, the data may exhibit long sequences of consecutive ONEs or ZEROs, 
demanding the clock recovery circuit ( CRC ) to “ remember “ the bit rate during such 
a period. This means that, in the absence of data transitions, the CRC should not only 
continue to produce the clock, but also incur negligible drift in the clock frequency. 
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2.2 Sampling jitter or clock jitter ( Atj) 
In sampled-data systems, a time jitter in the sampling clock ( Sampling jitter or clock 
jitter) leads to non-uniform sampling, which adds noise to the sampled signal. 
e(ti) = y4{sin[co(// + Ati)] - sin(co^/)} 
« AcoA/i cos(co /^) ( 2 10 ) 
where 
e(tj) is the error that is made for the ith sample of a sinusoidal input 
Atj is the timing error orjitter 
A clockjitter in Nyquist-rate analogue to digital converters ( ADCs ) thus leads to a 
loss in the signal to noise ratio ( SNR ) and hence in the converter resolution [4:. 
Sampling jitter or clock jitter at the analog-to-digital ( ADC ) or digital- to-analog ( 
DAC ) conversion process causes distortion in signal reproduction. It is induced on 
the system clock electronically and mechanically. 
The system clock of DAC is used to control the timing of the DAC ( either 
internal or external ). The DAC output current pulse edge is depend only on jitter in 
the latch clock ( digital filter output pin——word clock ( WCKO)). Typical clockjitter 
measured on various players ranged from 200 to 700ps [4 , 6]. 
The mathematical derivation of the effects of jittered sampling instants for a 
sinusoidal input signal is presented in [71]. 
^2 k 
Szbase = — (271/.,1)2¾(/ — fin + —) 
4 T (2.11) 
where 
k is a, 
Sybase is the lowest frequency image of the sampled data in the continuous time 
spectral, 
(27i/vi) ^¾(/) is the power spectral density of sampling a sinusoid with ajittered 
clock 
The clockjitter of general PCM are reported in [72]. 
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^ - l O l O g ( 2 2 ) 
N 471 • / *a j (2.12) 
The clockjitter of EA DAC are reported in [72:. 
^ = l O l o g ( - ~ ~ ^ ~ ~ ^ ) 
N lbrrf f t • a j ( 2 1 3 ) 
where 
1. S/N is the maximum signal-to- noise ratio due to the clockjitter, 
2. m is the oversampling ratio, 
3. fs is the Nyquist sample rate, 
4. fb is the useful bandwidth available from the Nyquist sample rate with the relation 
offs=2fb, 
5. a^j is the variance of the timing errors Atj (jitter). 
From the above equation, it shows that the noise caused by jitter is frequency 
4m 
dependent in this case, and that the signal-to -noise ratio is ^^ and a low sampling 
ratio is favorable for low clock jitter sensitivity. As an example, clock jitter with a 
standard deviation of 1ns reduces the dynamic range of a modulatior with m=64 and 
fb =3.4kHz to 79dB ( but for the general PCM system, equation would yield 93dB ). 
If a crystal oscillator is used, thejitter is usually sufficiently low. 
Thejitter noise spectrum of multi bits DAC are reported in [73]. 
iv=i -i2%nf 
Emulti(f) = fs Z [An — An - l]tjn CXp( ) 
"=1 fs ( 2.14 ) 
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The jitter noise spectrum of pulse-width modulation ( PWM ) DAC are reported in 
[73]. 
N=\ -i2nnf 
EpwM{f) = fs E Atjn e x p ( —) 
"=i (2.15) 
where 
A is the full-scale output level, 
tj„ is the jitter of one bit PWM time-domain DAC, 
fs is the sampling frequency. 
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2.3 Waveform distortion 
Waveform distortion ( for example : square wave becomes round edges , ringing or 
triangle, fast rise times becomes slow ) is due to impedance mismatch and / or 
reflections in the signal path. This distortion can cause mis-interpretation of the actual 
zero crossing point of the waveform. Severe ringing will affect the data transfer if it 
exceeds the device's input noise margin. Severe waveform distortion can cause an 
audible errors for example clicks or tics in the sound. The amplitude of the ringing 
depends on the degree of mismatch at either end of the transmission line or cable 
while the ringing frequency depends on the electrical length of the line. 
Especially, this deviation can be found at the master clock ( MCK ) waveform 
from the digital interface chip output signal to the digital filter and the digital filter 
word clock waveform ( BCKO ) output signal to the digital to analogue converter ( 
DAC) chip . 
Waveform distortion can be improved by matching the printed circuit board 
wire impedances and using the high speed switching diode ( 1N4148 ) or schottky 
diode ( BAT85 ) or more high speed switching schottly diode in parallel with a 
lowpass filter resistor element for making faster settling time [25 , 38 , 43] and 
lowering the square wave overshoot level. 
Different types of switching diodes are linked below for ease of comparison: 
1N4148 BAT85 
silicon switching diode schottky switching diode 
Switching time (ns ) 50 20 
Forward voltage ( V ) 0.6 0.2 
Reverse voltage ( V ) 50 30 
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Different types of TTL /CMOS logic line drivers or inverters are linked below 
for ease of comparison: 
74HCU04 74HC04 74HCT04 74HC244 74HCT244 
function Hex Hex Hex Octal buffer Octal buffer 
inverters inverters inverters and line driver and line driver 
output current +/-20 +/-25 +/-25 +/-35 +/-35 
rating (mA) 
output ^ ^ ^ l43 H3 
impedance 
(ohms) 
Diode D1 ^ ^ ^ 
Diode D2 ^ ^ r=o.i-2oo 
~~ (^~~L-AAAq 
Digital input source U1=74HC04 U2=74HC04 
Z ^ ^ p ^ R1=680R-2K p ^ 
~~^yp P>°——*-^vw p p > — — 
|jDigital output 
C1=3.5p-1000P P ^ Zin 
Fig, 2.1: show that using back-to-back high-speed switching diode is to reduce the 
settling time between two chips, 
D1 and D2 are used to decrease the settling time between U1 and U2. The use 
of schottky type switching diode will have better transient response. Zin is the input 
impedance of the U2 and C1 ( range from 3.5pF to 1000pF ) is its input capacitance. 
R1 is used to adjust the time constant and waveform sharpening. 
The capacitor C1 is charged faster through the low forward biased diode 
impedance during the initial portion of a large input step change. When the difference 
between the input and output voltage becomes less than the forward biased diode 
10 
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drop, the diode turns off and C1 reacts with R1 alone. That means the circuit behaves 
like a normal single pole RC filter. 
Assuming the diode resistance is negligible, the improvement in settling time 
depends on the ratio of the input step voltage to the forward biased diode voltage. 
Improvement in settling time only occurs when the voltage step is much larger 
than the diode drop. Small step charge approaches the forward biased diode voltage, 
this simple method offers no improvement. By reducing the threshold to below one 
diode drop, the settling time can be improved for smaller inputs. 
The calculation below will show the setting time improvement through the 
value of r (range from O.lQ to 200Q ). 
/c = 2nRC ( 2.16 ) 
e = - t a n - i ( Z ) = -45o 
fe (2.17) 
K" = F / ( l - e (^>) (2.18) 
B = l-e-(6) 
Vi (2.19) 
Vo 
t = -RC_In(l——) 
^i ( 2.20 ) 
For example: Rl=100 and C=lOOpf, using 74HCU04 as a output line driver. 
time constant T1 =RlC =100 xlOOx 10-^ ^=10ns. 
The calculation below will show the setting time improvement through the 
value of r ( range from O.lQ to 200Q ) but without including the output impedance of 
the logic chip. 
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• setrl=lOandRl=lOOQ 
T2= (R1// rl) C=(100 II10 ) 100 x 10"^ ' = 9.09 x 100 x 10]" =909ps 
Time constant is shorter 11 time. 
• setrl=l andRl=lOOQ 
T3= (R1// rl) C=(100 II 1 ) 100'^ ' = 0.99 x 100 x 10]' =99ps 
Time constant is shorter 101 time. 
• setrl=0.1 andRl=lOOQ 
T4= (R1// rl) C=(100 // 0.1 ) 100"^ ' = 0.0999 x 100 x 10"^ ' =9.99ps 
Time constant is shorter 1001 time. 
From the above calculation , we know that the settling time is improved from 
10ns into 9.09ps in theory. 
For example: Rl=100 and C=lOOpf, using 74HCU04 as a output line driver, and its 
output impedance is 5/20m^250 ohms, 
time constant T1 =( R1+ ro ) C =( 100+ 250 ) x 100 x lO'^MSns. 
The calculation below will show the setting time improvement through the 
value of r ( range from O.lQ to 200Q ) but with including the output impedance of the 
logic chip. 
• setrl=lOandRl=lOOQ 
T2= [ (R1// rl) + 250 ] C=(100 // 10 )100x 10"^ ' = 259 x 100"^ ' =25.9ns 
Time constant is shorter 1.35 time. 
• setrl=l andRl=lOOQ 
T3= [ (R1// rl) + 250 ] C =(100 // 1 ) 10012 = 250.99 x 100"^ ' =25ns 
Time constant is shorter 1.39 time. 
• setrl=0.1 andRl=lOOQ 
T4= [ (R1// rl) + 250 ] C=(100 // 0.1 ) 100.12 = 250.0999 x 100"^ ' =25.00999ps 
Time constant is shorter 1.4 time. 
From the above calculation , we know that the settling time is improved from 
35ns into 25ns in practice. 
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This method can also apply to the analog PLL' low pass filter section. The 
large signals , which occur when the PLL loop is out of lock, pass through the back-
to-back diodes and see a relatively small time constant while smaller signals, which 
occur in the locked stage , see the full filter time constant. The filter-comer frequency 
is higher for larger input changes. It is noted that the non-linear diode characteristic 
must be properly matched to the shunting resistance to produce a transition at the 
desired current level. Also, there is the potential problem of large spikes from the 
phase detector causing the diodes to conduct in normal operation and thus defeating 
the filtering action. 
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2.4 Logic induced jitter 
Logic induced jitter [2,16] is the delay variations in logic gates. The effects of power 
supply voltage variation on modulating CMOS gate delay may be elaborated under 
two extreme cases: 
a/ Global voltage variation——slow effect 
The variation of CMOS logic amplitude with the power supply voltage is the 
crucial point of logic induced jitter. This effect can pull-down the delay time of the 
inverter. 
b/Local voltage variation----fast effect 
If the Vdd voltage changes, the logic gate's output node is then not influenced 
by its going low. If it goes high, the output node and the V^ d power-bus are connected 
by the P-FET channel resistance then the V^ ^ voltage variation will be coupled more 
or less directly to the gate output node. 
From the paper or literature reveal that the HC4046 PLL IC can achieve 1ns of 
absolute jitter and using re-clocking circuit [3] can further reduce the absolute jitter 
from 10ns to 500ps [2]. 
The delay of a digital logic gate is sensitive to the power supply variations as 
the voltage changes., the propagation delay (tp^) through a logic gate will vary as the 
voltage changes. CMOS logic, which has a power supply sensitivity of 5.6-128ns/V or 
5.6-128ps/mV per logic gate , is commonly used in practice. 
Most high end CD transports use CMOS logic gate to re-clock the signal. Re-
clocking can be used to reduce the delay variation (jitter ) to the logic gate but it 
depends on the master clock quality and the type of logic gate . Different type of logic 
families against power supply sensitivity are linked below for ease of comparison: 
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logic Propagation delay time Power supply sensitivity ( nsA^) 
tpd(ns) 
T~-74HCQ0 ~~ 20-115 ~ 23.75 (MAX.) 
~2.~-74HCT00 — 22-25 — 3 (MIN.) 
T.~-74F00 — 1.5-5.3 — 3.8 
~A." 74ACQQ — 1.5-8.5 — 7 
T~"74ACT0Q — 1.5-9.5 8 
~6.~-74ACllQQQ — 1.5-7.4 — 5.9 
~ 74ACT11Q00 1.5-12.3 10.8 
X" 
~9."""74HCQ4 20-120 25 (MAX.) 
~ W 74HCT04 23-25 — 2 (MIN.) 
TT"74AC04 — 1-7.5 — 6.5 
i r "74ACTQ4 1-9 8 
13. 74F04 3.5-10.5 7 
147 74HCUQ4 17-100 20.75 
15. 74AC11004 — 1.5-7.1 — 5.6 
1^"74ACT110Q4 1.5-9.7 8.2 
~ W 74HC74 37-220 45.75 (MAX.) 
1 ^ —74HCT74 31 -3 5 4 (MIN.) 
^ " 7 4 A C 7 4 — 2.5-10.5 — 8 
^ " 7 4 A C T 7 4 4-13 “ 9 
74F74 3.5-10.5 7 — 
"^"74AC11074 1.5-9 — 7.5 
^"74ACT11074 1.5-12.5 11 
~ ^ 74HC86 21-125 26 (MAX.) 
TT"74HCT86 48 ~ * 
~W. 74AC86 1-9.5 8.5 — 
^ 74ACT86 1-10.5 9.5 — 
~ W 74F86 3-7.5 4 (MIN.) 
~3L 74AC11Q86 1.5-7.6 6.1 — 
"^74ACT11Q86 1.5-9.6 8.1 
~3^ 74HC112 35-205 42.5 
74HCT112 * * — 
~3^ 74F112 * * — 
~YT. 74AC112 * * 
38.1 74ACT112 ^ p 
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VWT 
^ " 7 4 H C 1 2 3 A 34-135 25.25 
1T7"74HC163 — 43-255 — 53 
1Z"74HC221 — 34-135 “ 25.25 
— -
^ " 7 4 H C 2 4 4 ~ 25-145 30 (MAX.) 
i r~74HCT244 32-35 “ 3 (MIN.) 
1 ^ 74AC11244 1.5-7.3 • 5.8 
47. 74ACT11244 1.5-9.9 8.4 
~ W 74LS297 20-30 * 
1 ^ 74HC297 — 37-220 45.75 
^ " 7 4 H C T 2 9 7 — 44 — * 
^ " 7 4 A C 2 9 7 * * 
i r "74ACT297 * * 
147 
74HC393 26-150 31 
1^"74HCT393 38 * 
~JT 
~ W 74HC423A |34-135 25.25 
59. 74HC59QA 30-175 36.25 
~W 
"^"74HC4Q17 49-290 60.25 
~ W 74HC4Q20 32-190 39.5 — 
"^_74HC4024 26-150 — 31 
~ ^ 74HC404Q — 32-190 39.5 
^"74HCT4Q40 — 60 — * 
^ 74HC4060 — 105-615 127.5 
|67.|74HC4538 59-347 !72 
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2.4.1 Digital noise mechanisms 
Digital integrated circuit induces noise on the supply rails or on the substrate. Noise 
induced on the ground plane or signal path will cause delay variations. 
Depending on the mechanisms, digital noise can be classified into three types, 
a/Induced noise: noise voltage induction from one circuit node of a chip to the other 
circuit node on the same chip. 
b/Power-bus noise: Discharge current spike of on-chip or off-chip circuit creates 
power bus voltage fluctuation affects all, or a significant part of the circuits on the 
chip. 
dCommunication noise: Noise voltage is also induced on the transmission lines and 
wires that connect the chips together. The behavior of communication noise and 
induced noise are different in respect of the node's impedance level, logic amplitude, 
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2.4.3 Ground bounce [25] 
V{gndbounce) = Lgnd • Idischarge 
dt ( 2.21 ) 
Slight variations in the ground potential for the IC chips has a great effect on the 
transition detection. For example, the DIP flip-flop packages with very fast output 
drivers connected to heavy capacitive loads will induce double-clocking error. 
type of logic families Ground bounce level (p- Jitter level 
p ) with 20pF load (p-p ) 
T~~74HCT74 470mV -332ps 
~2,~~74F174 400mV -283ps 
It is noted that 5mVrms or 14mVp.p ground noise may cause -lOps jitter to a 
standard TTL gate. But emitter couple logic ( ECL ) has much higher resistance to 
Vcc noise or ground bounce in the power planes and common mode noise on the 
signal itself. Less injected noise means more constant transition time, and lessjitter. 
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2.5 Power supply high frequency noise 
Some circuits, especially the oscillator circuit, are very sensitive to power supply 
noise within certain frequency range. This effect usually results from insufficient 
power supply filtering inside the oscillator. Resonance in power supply filter 
causes poor power supply rejection ( PSRR) at this frequency. 
If the oscillator has poor power supply immunity, or if it must work in a 
noisy system, a provision of additional power supply filtering with damping 
resistor can solve this problem [25]. 
A filter with 20dB attenuation frequency is 
FiMB 3.2 • ^ _ 
VZC ( 2.22) 
Power supply is often a dominant source ofjitter [60,61,62]. Therefore it is 
better to 
1. decouple and bypass all IC power supply pins ( Decoupling is “ the art and 
practice of breaking coupling between portions of systems and circuits to 
ensure proper operation.". Bypassing is “ the practice of adding a low-
impedance path to shunt transient energy to ground at the source. Decoupling 
the receiver section (RX ) and the transmitter section (TX ) of a chip is useful. 
The TX section is typically noisy because it has to switch heavy loads. The 
RX section is typically highly sensitive because it has to detect small voltage 
changes) 
2. separate analog and digital power supply by using n type low-pass power 
filter consisting of a capacitor and an inductor ( Typically, ferrite inductors are 
used for power filtering. The ferrites acts as shorts at DC, allowing power to 
drive the remain circuit. The ferrites ‘ impedance increases with frequency, 
filtering out high-frequency noise from the digital power and ground planes. 
Board designers should choose capacitance and inductance value for high 
impedance at frequency of 50MHz or higher. Typically, a lOuF capacitor is 
used where digital and analog power planes are connected. A 0.22uF capacitor 
is used at the power and ground pins ); 
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3. separate functionality and speed; 
4. separate power and ground planes; 
5. separate power and ground traces; 
6. minimize loop area and return current paths; 
7. isolate noisy return current paths from more sensitive analog circuits 
8. minimize interference from clocks. 
The above precautions will maximize the power supply performance. 
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2.6 Interface Jitter 
Interface Jitter at the SPDIF ( Sony-Philips Digital Interface ), AES/EBU 
interface, bandwidth limit of an interconnection wire ( due to capacitance 
increases with wire length ) between the CD transport and digital to analogue 
converter and bandwidth limitation of the mput coupling transformer cause 
transmission error [5 , 7 , 51 , 52 , 53, 58]. The coupling transformer is used for 
power line isolation. A typical coupling transformer can have a high pass of about 
50kHz which will induce 1ns ofjitter. 
The use of wide bandwidth transformer [48] or high speed ( 62.5 / 125p,m 
)ST optical glass fiber transmission system has provided to minimize the effect 
of interface jitter [44,45,46]. Since the optical cable is not conductive, no ground 
loops are present, which eliminates the hum that the potential difference between 
grounds in connected equipment may generate. The bandwidth of an optical cable 
is also wider than that of a wire cable. An optical cable does have a maximum 
length, but this is based on the attenuation of the signal in the cable, i.e.: its 
efficiency. 
The high speed optical glass fiber system has 125MHz bandwidth but the 
Toslink optical plastic fiber optic transmission system only has 6MHz 
bandwidth. There is some difference in the optical drivers. The Toslink parts 
include the driver circuitry. The ST transmitter is simply the photo-diode, so 
external driver circuit must be used. The output of the optical receiver is a TTL 
level. The maximum bandwidth of the Toslink is only 6MHz which can create the 
jitter at the sampling frequency 48KHz significantly. It is because the maximum 
rate of transition is 6.134MHz that is out of the Toslink transmission bandwidth. 
Optical high speed ST transmitter circuit diagram is shown in Fig. 2.2. The 
SPDIF signal input to the inverter ( 74F04 ) o fUl . The output o fUl drives three 
inverters that are U2,U3,U4. Their output are joined together with three resistors 
ofRl,R2and R3 (the function of resistor is to isolation the driver and equalize the 
output current) and then couple to the high speed ST optical transmitter ( HFBR-
1412. The buffer chips U2,U3,U4 are used to supply current to the LED 
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transmitter. This circuit is proposed by the HP data book and typically produce 
rise/fall times of3ns and a total jitter including pulse-width distortion of less than 
2ns. This circuit is recommended for applications requiring low edge jitter or 
high-speed data transmission at signal rates of up to 125MBd. Also, this circuit 
uses “ current-peaking technique “ to reduced the typical rise/fall times of the 
LED and a small pre-bias voltage to minimize propagation delay differences that 
cause pulse-width distortion. The detail of resistor value calculation in this circuit 
can be found in the HP data sheet. 
Optical high speed ST receiver circuit diagram is shown in Fig. 2.3. The 
optical pulses come from the ST transmitter circuit though the AT&T glass fiber 
cable ( 62.5 / 125^im ) to the ST optical high speed receiver ( HFBR-2416 )• Its 
output is connected to U1 ( 74HCU04 ) though the capacitor C1.C1 serves as an 
ac-couple between the optical high speed receiver and inverter. U1 acts as a linear 
amplifier to amplify the optical pulse to the suitable level. The R1 resistor ( Its 
value can be within 10k ohms to 470k ohms ) across the inverter U1 provides bias 
such that operation is within the linear operation region of the gate. R2 is the 
loading resistor or the impedance of the U2. U2 buffers U1 and provides the wave-
shape function. 
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Fig, 2.2 Optical high speed ST transmitter circuit diagram 
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Fig. 2.3 Optical high speed STreceiver circuit diagram 
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2.7 Crosstalk 
Crosstalk, interference or signal coupling or the high frequency can increase jitter. 
It is advisable to avoid parallel PCB traces to minimize digital crosstalk between 
clocks and control lines. 
In practice, PCB layout and interconnect guidelines should be followed. 
This may include terminating MCLK ( master clock) or the bit clocks if excessive 
overshoot or undershoot is evident. 
2.8 Inter-Symbol-Interference (ISI) 
On a long cable, high frequency roll-off can cause sufficient jitter to move a 
transition into an adjacent bit period. This is called Inter-Symbol-Interference ( 
ISI ) [67] and the effect becomes worse in signals, which have greater asymmetry, 
i.e.: short pulses alternating with long ones. This effect can be reduced by the 
application of equalization, which is typically a high frequency booster, or by 
choosing a channel code which has restricted asymmetry. Usually this kind of 
jitter has strong pattern dependency. A few ns jitter is likely to occur for cable up 
to 100m long [6]. By adding pre-distortions like overshoot or undershoot to the 
transmitted data to compensate the cable capacitance effect -is called cable 
capacitance compensation method ( i.e.: application of this method in the 
1.544Mb/s PCM systems ) [6]. 
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2.9 Baseline wander 
The received signal voltage is compared with the midway voltage, known as the 
baseline or slicing level, using a comparator. If the signal voltage is above the 
baseline the comparator outputs a high level; ifbelow, a low level results. Slicing 
f 
a signal which has suffered losses works well if the duty cycle is even. Ifthe duty 
cycle is odd, timing errors will become worse. With the opposite duty cycle the 
slicing fails in the opposite direction. If the signal is DC free, correct slicing can 
continue even in the presence of serious losses. If a signal with sloping edges is 
sliced, the time at which the waveform crosses the slicing level will be changed. 
This causesjitter [67]. 
(a) \ 
Slicing \ ^^ -N 
'eve' \ / \ A " 
(b) 1 \ / V 
Slicing / \ / 
level T ^ ^ 
(c) \ t ^ ^ ~ ^ ~ n ~ ~ p 
\ DC-free 1 - / > ^ / 
Slicing \ waveform J \ f \ /^ / 
^ ^ ^ — / v y ^ ^ y 
H H k 
Fig.2.4. Slicing a signal which has suffered losses works well ifthe duty cycle is 
even. If the duty cycle is uneven, as at ( a ), timing errors will become worse 
until slicingfails. With the opposite duty cycle. The slicingfails in the opposite 
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direction as at ( b), Ifthe signal is DC free, correct slicing can continue even in 
the presence ofserious losses, as ( c ) shows ( note: this figure is quoted from 
f67Jpp.64). 
2.10 Noise jitter 
When noise is present on a sloping signal edge, it can change the time at which the 
slicer judges the transition to have occurred. Differential signals are often used in 
interfacing to reduce sensitivity to noise because the receiver subtracts the anti-
phase signal from the in-phase signal. As a result the noise is canceled but the 
signals are enhanced [67]. 
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2.11 FIFO jitter reduction chips 
The problem of First In First Out-— FIFO jitter reduction chips or Sample Rate 
Converter ----SRC chips ( AD1890, AD1891 AD 1893 [19] , SM5844AP [20] 
and TDA1373H [21]): 
A FIFO using RAM buffer is supposed to eliminate all the incoming jitter 
but it does not seem effective at frequency below 10 Hz [25]. 
If the same power supply is applied to the Crystal oscillator, at the output 
of the FIFO, and the input of the FIFO, any variation in loading at the input to the 
FIFO is micro-cosmically transmitted to the output of the FIFO through the 
power supply rail. ( Note: Crystal oscillators and PLL should be powered from 
independent supplies. Using battery supplies will give better results.). 
At any time, data is transferred between two digital domains which are 
under the control of independent clocks, then clockjitter occurs. 
For example, suppose we have two devices, A and B, which have their 
clocks independently synchronized their clocks to a common reference. Let the 
common reference frequency be fs and the clock frequency in each section is 256 
fs. Data from device A, through the FIFO, into device B. Theoretically, once the 
FIFO gets started, it stays filled at a constant level because the input and output 
rates are the same. 
In practice, the two clocks are hardly the same. The common timing 
reference signal comes along only once every 256 clock period, leaving plenty of 
time for the two clocks to diverge between reference edges. In practice, jitter 
between the two clocks makes the FIFO to gyrate wildly. The greater the ratio of 
clock to reference frequency, the worse this effect becomes. Enough jitter will 
cause the FIFO to either overflow or run empty. The maximum deviation in the 
FIFOs corresponds to the maximum phase difference between the two clocks. 
Megabytes of RAM would be required to store the digital data otherwise 
the Jitter and /or Wander still occurs [18]. 
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FIFOs are sensitive to wander. These FIFOs operate open loop and are 
dependent on inherent synchronization between the write and read clock. 
Therefore, they are sensitive to the variations of phase from 10 Hz all the way 
down to dc [1:. 
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Chaper 3 
3 JITTER REDUCTION TECHNIQUES [14 15 17] 
3.1 Why using two-stage phase-locked loop (PLL ) circuit? 
The first stage recovers the clock and data and then feeds its recovered clock to 
the second stage. The VCO on the digital interface receiver ( DIR. ) chip like 
CS8412-CP will range from 3MHz to 13 MHz over a control voltage range of less 
than 5V and with a gain of about 2MHz/ Volt. 
The second stage PLL acts as a “ jitter attenuator “ ( Like low-pass filter 
on the jitter spectrum, passes the unjittered clock signal and attenuates any 
fluctuations in the input signal clock frequency which occurs faster than a certain 
rate, ie: the cut-off frequency of the low-pass filter. ) and has a much simpler task 
than the first stage. 
Analog PLL or All digital PLL circuit may be used in the second stage. In 
fact, PLL circuit function is to maintain frequency stability and not to track 
frequency variation. It is noted that the use of high speed, low-gain phase detector, 
with low-gain VCO (i.e.: VCXO , its gain is about lOOppm/ Volt), and loop filter 
with cut-off frequency setting as low as possible and no frequency multiplication, 
no input hysteresis needed, not expected to track clock variations . 
It is noted that the second stage cannot track input frequencies beyond 
VCXO range[65]. It is desirable to make the PLL,cutoff frequency as low as 
possible. Using the all digital PLL circuit can fulfill thisjob by setting the very 
low cut-off frequency < 1.314mHz to eliminate the extrinsic jitter and low 
frequency jitter wander ( see section 3.4 ). 
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There are three application methods of this stage: 
• First method: The two-stage PLL circuit only supplies the PLL de-jittered 
master clock signal ( MCK' ) into the next stage and leaves the DIR. output 
signal----SDATA, FSYNC, SCK into the next stage ( Suggested by the 
application notes of crystal semiconductor company (65)). 
• Second method: The two-stage PLL circuit supplies the PLL de-jittered 
master clock signal ( MCK' ) , FSYNC', SCK, into the next stage and sends 
the DIR. output signal----SDATA, into the next stage. 
• Third method: The two-stage PLL circuit supplies the PLL de-jittered master 
clock signal ( MCK' ) , FSYNC', SCK’ into the next stage and sends the DIR 
output signal——SDATA, into the next stage which uses another ADPLL 
circuit to synchronic all the following chips, hence the master clock skew 
effect will be neglected ( see section 7.1.2 ). 
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3.1.1 The PLL circuit components[14] 
PLL circuit consists of the phase detector, analog low pass filter ( LPF ) of 
either single-ended or differential, voltage-controlled oscillators ( VCO ) and 
external divide-by-N counter. 
An ideal phase detector ( PD ) produces an output signal whose dc value is 
linearly proportional to the difference between the phases of two periodic inputs ( 
A^). The PD generates an output pulse whose width is equal to the time difference 
between consecutive zero crossings of the two inputs. Because two frequencies are 
not equal, the phase difference exhibits a “ beat “ behavior with an average value 
of zero. There are many type of PD ( below listed is common available from the 
hardware market): 
1. Excusive Or gate phase detector ( EX-OR-PD ) with commercial available 
chip are CDHC4046A'PC1 and CD4046A'PC1. 
2. Phase frequency comparator ( PFC-PD ) with commercial available chip are 
MC4044, CDHC4046A'PC2 and CD4046A'PC2. 
3. R-S flip-flop phase detector ( RS-PD) with commercial available chip are 
CDHC4046A'PC3 and CD4046A'PC3. 
In the locked condition, the low-pass filter suppresses high-frequency 
components in the PD output, allowing the dc value to control the VCO 
frequency. The VCO then oscillates at a frequency equal to the input frequency 
and with a phase difference equal to A(j>. Thus, the LPF generates the proper 
control voltage for the VCO. 
The external divide-by-N counter is to frequency multiplication of 
periodic signals. If the input of the PLL frequency is Fs, the PLL output frequency 
can be scaled to N x Fs. For example: the Fs is 44.1KHz and the N is 256, then the 
PLL output frequency can be scaled to 256 x 44.1k =11.2896MHz). 
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3.1.2 The PLL timing specifications 
A set of specifications is used to describe the operation of a PLL [69]. The 
critical parameters are as follows: 
1. Duty cycle 
The duty cycle of a clock refers to the percentage of time the clock signal is 
high compared to the percentage of time it's low. For instance, if a 50Mhz 
clock is low for 9ns and high for llns, it is said to have a 45%/55% duty 
cycle. The incoming clock must meet a duty cycle specification in order for 
the PLL to lock onto the clock. This specification is called 1 „^ „^ ^ Additionally, 
the clock that the PLL generates will meet a specification for duty cycle. This 
specification is called t utduty. 
2. Clock deviation 
There is a tolerance allowed relative to the expected frequency , for example, 
if 20MHz is entered and 20.5 kHz is allowable. The f^ ,^ dev specification shows 
how far from the expected frequency the input clock may deviate. If the input 
clock deviates from the expected frequency by more than then the PLL 
may lose lock onto the input clock. 
3. Clock stability 
If the incoming clock is not a clean, regular signal, the PLL may not be able to 
lock onto it. The t;ncikstb specification specifies how regular the incoming clock 
must be . The tind^ stb parameter is measured on adjacent clocks and shows how 
much the period of the clock can vary from clock cycle to clock cycle. For 
instance, if clock cycle n is 20ns, and clock cycle n+1 is 20.1ns, the clock 
stability would be O.lns. 
4. Lock time 
Before the PLL begins to operate, it must lock onto the incoming clock. The 
PLL will take certain amount of time to lock onto the clock. This time is 
referred to as the lock time. During this time, the PLL will output an unstable 
clock. Therefore, it is recommended that the circuit be reset after the Lock 
signal is asserted. 
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5. Jitter 
Jitter refers to instability in the PLL's output. The low and high times of the 
PLL-generated clock may vary slightly from clock cycle to clock cycle, The 
tjitter specification shows how much the PLL-generated clock may change from 
cycle to cycle. 
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3.2 Analog phase-locked loop (APLL ) circuit used in second stage 
The APLL circuit block diagram used in digital audio is shown in Fig.3.1. Analog 
ADPLL consists of the phase detector, analog low pass filter of either single-
ended or differential, VCO and external divide-by-256 or 384 counter. The input f^  
or Fsync signal comes from the digital audio receiver chips. The output signal of the 
APLL circuit is then connected either into the digital filter chips or first in first out 
chips ( see the section 6 of appendices 6.1 ). 
r ^ PD _ U d _ _ ^ Analog _ U f _ _ ^ ^ 0 0 
fS • digital LF filter v t^u 
FSYNC I . L _ _ 
11 Divide N Counter 
N=256 or 384 ‘ 
' f S . 6 4 f s ' i 2 5 6 / 3 8 4 f s " 
FSYNC' SCK' I BCK' MCK, 
Fig.3.1. Analog PLL circuit block diagram 
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The using of single-ended analog loop filter circuit techniques can 
reduce jitter : 
1. Biasing current can be added to the output of the phase detector. This current 
moves the phase detector off the phase-distortion zone, but bias current 
raises the reference sideband levels in a PLL by increasing the output pulse 
width of the detector in the locked condition. 
2. A pulse is added at the phase detector output when the input signals are at 0 
degree phase. This pulse biases the phase detector off the phase-distortion 
zone, but this pulses also increase the reference side-band levels. 
The use of second order differential analog loop filter circuit 
techniques can further reduce jitter : 
1. The differential circuit can minimize phase detector distortion at the 0° phase 
shift condition. This configuration ( with filtering ) averaged the distortion at 0 
degree to produce a smooth transition. At 0° input-signal phase difference, the 
up and down outputs produce negative-going spikes. One capacitor integrates 
the spikes from the up output and the other capacitor integrates the spikes from 
the down output. Each capacitor separately stores the DC average of several 
spikes from the up and down outputs of the detector. The differential 
comparison of the DC average by the op-amp produces the filtered output. But 
the effects of the op-amp propagation delays and bandwidth must be 
minimized. 
2. The differential circuit decreases the reference side-band levels by reducing 
the effects of the op-amp bias current. 
3. A single-ended phase/ frequency-detector (i.e.: MC 4044, MC 4344 and MC 
145151-2 and so on ) connection produces considerable distortion at 0° phase. 
This problem is avoided by employing a differential connection with output 
filtering. 
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3.3 All digital phase-locked loop (ADPLL ) circuit used in second stage 
The ADPLL circuit block diagram used in digital audio is shown in Fig.3.2. 
ADPLL consists of a ripple cancellation circuit with edge-controlled phase 
detector ( ECPD ) as a phase detector and HC / HCT 297 HC / HCT 297 as a 
digital PLL filter chip, external divide-by-256 or 384 counter and high speed 
inverter. 
Different types of phase detectors are linked below for ease of comparison: 
edge-controlled phase detector exclusive-or phase detector 
ECPD EXORPD 
loop phase error~~+/-180 +/-90 
phase detector 2 4 
gain (Kd) 
advantage no duty cycle requirement 1. less sensitive to noise 
2. narrow phase-error range 
disadvantage 1. wider phase-error range; 1. square wave input signal; 
2. more sensitive to noise 2. input signal must have a 
50% duty cycle 
external added z 
74HC04 or p < ™ s , 
fs 13 74AC04 ^A 
“ Po 12 [ ^ 9 . ” 3 
^ . d _ l ^ > " ^ : ^ C > ^ ^ ^ ENK-c_er ^ 
10 ^ D/~U 
Q n 
1 f 
ripple cancellation circuit 
with ECPD ——^ 
1 0 Divide N Counter ^ l/DCLK ^ / , , ^ ^ … , 
“ N=256or384 ^ ~ ~ t divideby2 * ~ ^ l/DCLK=2Nfs_ 
Nfs 
fs' 64fs' 256/384fs' 
Fig,3.2. All digital PLL circuit block diagram 
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The global working of such a PLL [9,10] is as follows: 
The K-counter counts up or down when the output of the phase detector is high or 
low , with a step equal to 
Ak = M k , e , (3 .1) 
where 0^  = 0 - 9« 
is the phase error between the input signal and the output signal of the VCO. 
Without carry or borrow pulses, the I/D counter divides its own input frequency 
by two to get 50% duty cycle clock signal. When a carry pulse is generated at the 
I/D counter circuit. The output frequency of the divided by N-counter circuit is 
foUt - fs' = f + M • kd • 0e • f s • - ^ -
2kN ( 3.2 ) 
In this circuit, the ripple cancellation techniques is included in order to 
minimize ripple. The K-counter is disabled when the DPLL is in locked condition 
with zero phase error. While these circuits act to minimize ripple, they also have 
the effect of narrowing the locked range of the loop. Without using this ripple 
cancellation techniques, the K-counter should continue to function, producing 
periodic carry and borrow pulses, even if the loop is locked with zero phase error. 
If K is too small, the K counters will recycle too often, producing repeated carry 
pulses followed by repeated borrow pulses. This will result in a duty cycle error 
called ripple in the DPLL output. This ripple may be reduced to a value of 1/N 
cycles at the divide-by-N counter output by making K sufficiently large, 
specifically, K> M/4 for DPLL circuit utilizing the EXOR phase detector and K> 
M/2 for ECPD circuit, so that the phase correction pulses will cancel in the lower 
order bits of the divider-by-N counter. 
When the ripple cancellation circuits is implemented, the K-counter is disabled 
when the DPLL is in a locked condition with zero phase error. While these circuits 
act to minimize ripple. They have the effect of narrowing the lock range of the 
loop. The loop phase error limit is reduced by a factor of n nd and the phase 
detector gain, K^ is reduced by 0.5. This results in an adjusted locked range from 
A/ max = Mfs/2KN (Hz) into A/ max = Mfs/(l + 05K)4KN (Hz). 
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3.4 ADPLL design 
Here is the ADPLL design: 
• Assume the all digital PLL is in a locked condition . 
• Take the input to all digital PLL frequency is f^  = 44.1kHz and output master 
clock frequency = 256f/ as an example. The symbol [ ‘ ] is the PLL output 
frequency. 
• fs = f = 44.1kHz , 
• master clock =256fg, 
• I/D clock = K clock = 51 $=22.5792MHz. 
• M =512 , 
• N =256, 
• Kd = 2 ( for ECPD ), 
• Kmin = 8 , 
• Kref =2' = 128 , 
• Kmax=2i7=131072 
• Note: Kd = 4 ( for EXOR )• 
A/ The locked range Af^  min. (theoretical calculation) 
M . f i =^,44.17T = 5 m ^ 
2Kmm*N 2_8_256 ( 3 3 ) 
The recommenced locked range Af^  ref. (theoretical calculation ) 
M*fs 512*44.LfiT 
= J——= =344.53¾. 
2KrefN 2-128-256 
The locked range Af^  max. (theoretical calculation) 
M*fs 512*44.1iT ” „ 
= = 336.46wi^. 
2iTmax-7V 2 131072 256 
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B/ The locked range Af, min. (practical calculation) 
fs 44.1iT _ _ . _ 
=~rr~~ —— = = 21.53377z. 
Kmin^N 8*256 ( 3 4 ) 
The recommenced locked range Af, ref. (practical calculation) 
: _ A _ = ^ ^ = 
Kref.N 128*256 
The locked range Af^  max. (practical calculation) 
fs 44AK … ^ 
= = l,314mHz^ 
iTmax*7V 131072#256 
C1/ The phase error resolution (phase error in divide-by-256 counter) 
= ± 360°=±~~-~~•360°=±0.7°. 
27V 2.256 (3.5) 
C2/ The phase error resolution ( phase error in divide-by-384 counter) 
= 1 • 360° = ^ - ~ " • 360° = ±0.469°. 
2N 2-384 
D1/ The ripple (phase error in divide-by-256 counter) 
= — = - ^ = 3.90625ms / cycles 
^ 256 (3.6) 
when fs = f3'. 
D2/ The ripple ( phase error in divide-by-384 counter) 
=—=-^ = 2,604ms / cycles 
N 384 
when fs= fs,. 
E/ The settling time Ts min. 
“ n . T V . 8 .256 
U . J % ^ ^ 3 . 
Kd.M*fs 2-512*44.U ( 3 ” 
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where T^  is the duration of one reference cycle. 




The settling time T^  max. 
^max*7V 131072#256 _ 
= = =743.04m5. 
Kd_M_fs 2#512*44.1A 
F/ The PLL filter quality factor Q ,„i„. is 
=71 • K min* — = 71 • 8 • - = 1 2 . 5 6 6 ( i f M = 2 7 V ) 
^ ' 2 (3.8) 
The PLL filter quality factor Q !.ec. is 
71 ^^ / 71 128 1 = 201.062 ( i f M = 2 7 V ) 
kd 2 
The PLL filter quality factor Q .is 
71 15 3\ =71 131072 ! = 205887.4 ( i f M = 2 7 V ) 
kd 2 
The conventional analog VCO cannot obtain this value ( 205887.4 ), but 
the system clock ( K^ K and I/Dcu< ) of ADPLL circuit must be temperature 
compensated to avoid the system clock drift. 
The phase error lock range data in chapter 3.4.A and 3.4.B indicate that the 
locked ranges were reduced from the theoretical limits by the phase resolution 
factor 0.5N and loop propagation delays along with the factor of 
1/(1 + 0.5^) mentioned in earlier section ( 3.3 ) for ripple cancellation circuits. 
Phase error resolution in chapter 3.4.C1 and 3.4.C1 can be best understood 
by recalling that the phase of the I/D circuit output is adjusted by half-cycles. This 
means that the phase of the output signal, f3', will have an uncetainty or resolution 
of +/- 0.5N cycles. For a +/-0.5N phase resolution, the output frequency f / will 
have an uncertainty Af of 21.533 Hz for K^* To increase the divided by N 
number and decrease the input frequency ( pre-scale by N ) can solve this 
problem. 
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The input to the PLL frequency can be 32kHz / 44.1kHz / 48kHz / 64kHz / 
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3.4.2 Computer simulated results and experimental results of the ADPLL 
Computer simulated results ofthe ADPLL are shown below: 
Theta_E [deg] delta f2 [kHz] , . 
|540"T p i . 2 5 
C Ph-Step 
V^ 1 |44100 I m (Hz) 
W T 0.8 [2T ™ df (Hz) 
^ ~ -• ‘ fre c uency deviai ion 




J _ _ _ _ _ ^ — ^ Oi ^ 
0 j 1 0 |1 ZoomFacl 
-9( ^ ^ ^ ^ -0.2 t ] [ ] | 
-180 ^ Exit 
-270"| | -0.6 PrinlProt 
100 200 300 400 500 600 700 800 900 
— t [us] Help I 
APDLL maintain lock condition after 150us with time constant of 1ms 
Fig.3,3, Simulated results for a ADPLL circuit with Kmin 
The thick line is the phase error, 
the thin line is the deviation Af^  or Af of the output frequency from the center 
frequency f / . 
Fig 3.3 shows the outcome of the simulation. 
A Linear system would settle to within 5 percent of its final state in 
about three time constants. The curve for the frequency is quitejittery, but the 
settling time is well in that range. The ADPLL maintains locked condition 
after 145us with time constant of lms. The difference frequency curve looks 
noisy indeed. The frequency of the output signal does not asymptotically 
approach the reference but oscillates around that value ( within 200Hz). This 
is the most typical property of the ADPLL. The instantaneous frequency f,' of 
the output signal can take only a number of discrete values. 
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Theta E [deg] delta_f2 [kHz] … 
45p| r ^ r^ step 
<^  Ph-Slep 
4 [44100 I fO (Hz) 
27[J 3.5 |21.533 1 df {Hz) 
I 90 dphi (deg) 
ISO 3 
nSamp 
f ^ 2.5 | o _ I T [t] 
'•T ^ 
— \ 1 ZoomFacl 
9 0 n 1.5 
aRun 
1 E.» I 
~~^-^ PrintProt 
>A 300 400 500 600 700 800 900 
t [us] Help I 
phase response^vith a phase step of 90 degree 
Fig.3,4, Simulated results for a ADPLL circuit with Kmin 
The thick line is the phase error, 
the thin line is the deviation Af, or Af of the output frequency from the center 
frequency f / . 
Fig 3.4 shows that how the ADPLL reacts onto phase steps. Applying a 
phase step of 90° causes the output frequency to be increased in a cycles after 
occurrence of the step, but the loop settles to zero phase error very quickly. 
The ADPLL maintains locked condition after 300us with time constant 
of lms. The frequency of the output signal oscillates within 4500Hz . 
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Theta_E [deg] delta f2 [kHz] ‘ .^ 
fe40n - I 0.5 5» 
<^  Ph-Step 
r i x ^ ‘ ^ " ~ I ' _ 
/ 0 5 |21.533 I df (Hz) 
W 0 ~ ' -1 [-90 dphi (deg) 
l l o i -1.5 nSamp 
~4 l0.001 T sJ 
9( -2 
1 J ^ _2-5 [1 ZoomFact 
- ¾ ^ -3 | [ ] 1 
-180 ^ Exit I 
-270"| -4 PrintPiot I 
100 200 300 400 500 600 700 800 900 
t [us] Help 
phase responsewith a phase step of -90 degree 
Fig.3.5. Simulated results for a ADPLL circuit with Kmin 
The thick line is the phase error, 
the thin line is the deviation Af, or Af of the output frequency from the center 
frequency f / . 
Fig 3.5 shows that how the ADPLL reacts onto negative phase steps. 
When the polarity of the phase step is inverted, the output frequency is 
reduced during a few cycles, until the ADPLL is locked again with zero phase 
error. The steady-state error approaches 0 as predicted by the theory. 
The ADPLL maintains locked condition after 300us with time constant 
of lms. The frequency of the output signal oscillates within 3500Hz. 
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Theta E [deg] delta f2 [kHzl - , _ 
540 ~ T "r 6 P 
_ ^ ; 2 Z H 2 2 ^ X : 2 Z Z Z ^ ^Ph-Slep 
J ~ \ f 5 |44100 I m (Hz) 
^~J V 1 4 |5512.5 I df lHzl 
27o/ T j 3 |90 I dphi (deg) 
isf ~yC[i 2 n S _ 
f ^ - - 1 ^ : ^ ^ ^ T s 
I ~j C 1 ZoomFact 
•9 I -1 | [= :M:: : : ] | 
180 y ~1 Ex.t I 
- 2 7 0 | -3 PrintProt 
100 200 300 400 500 600 700 800 900 
t [ u s ] H e l p I 
ADPLL is not able to get locked due to phase error out of 180 degree Ujmit 
Fig,3,6, Simulated results for a ADPLL circuit with Kmin 
The thick line is the phase error, 
the thin line is the deviation Af^  or Af of the output frequency from the center 
frequency ( . 
Fig 3.6 shows how the ADPLL is unable to get into locked condition. When 
the phase error is over its limit of stability ie: higher than 90°steps, the system can no 
longer maintain locked condition, the loop locks out momentarily. When the phase 
error becomes about 180° , the gain of the control system reverses, and the output 
frequency is corrected in the wrong direction. This experiment shows that the 
reasonable hold range is only slightly less than the predicted one. 
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256fs of CS8412 
O.OOOOE+00 -j'"""||‘|_I|_I""l' ‘ l"'"l ‘ 
-2.0000E+01 -
-4.0000E+01 .. 
-6.0000E+01 ―  
2 , 
I -8.0000E+01 I 
-1.0000E+02 n | ( M p ^ 
-i.2oooE.o2 V w v v y V ^ ] ^ Y ^ Y w / 
-1.4000E+02 
o o o o o o o o o o o o o o o o o o o in CNJ 00 U^  •«" 00 T- N 0) 00 CD 0 00 N o C0 N 0 00 LO 00 T- C0 CO CT) T- CN| 0 U^  CM <J> N • -00 U^  CN| 05 _ ^ T" 00 CD CO CT| CN| ^ h^  0 C\| U^  00 T-
o> — crl CO 00 CO c6 c\i h- c\i c\i od cd od ’ o i ^ o i uS 
CO CO CNJ CM T- T- ‘ , T- T~ CNJ CN CO CO 
I I I I I I I I frequency(Hz) 
Fig,3,7. Experimental results for a DIR. Chip——CS8412 MCK output 
spectrum (11.2896MHz ) by usingADPLL as a second order PLL,, 
From the above figure, it can be shown that the quality factor of the CS8412-
CP MCK output spectrum ( 11.2896MHz----256f, ) by using ADPLL as a second 
order PLL clock, is higher than the Fig.3.8. The side band is +/-49.805Hz. 
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I -3.0000E+01 I / \ 
f i -4.0000E+01 y > ^ V / X 
-5.0000E+01 — , ~ ^ Z \ Z 
-6.0000E+01 / \ ^ y ^ ^ ^ 
-7.0000E+01 
0 0 0 0 0 0 0 0 T— T— T— T— o o o o o o 
0 o o o o o o o o o o o o o o o o o 
1 i i i i i i i uJ uJ y ^ m u j m LU m LU o o o o o o o o S 2 g g o o o o o o CD 00 o T- CO un 00 o o o o CO • o> 00 0 00 0) T- CN CO LO CO 0 ^ S ^ CD ^ 00 ^ CD 0 LO 05 CO h>- T- LO °0 <^  <^  09 CO 0> U") T- h- 00 
LO u:> — CO CO csi cvj T- CD CO ^ T^  ^^  Csi CO CO — 
I I I I I I I I ‘ ‘ 
frequency(Hz) 
Fig.3,8. Experimental resultsfor a DIR. Chip----CS8412 MCK output that 
are used in the Audio Alchemy V3.0 (lL2896MHz) 
From the Fig.3.8, it can be shown that the quality factor of thejittered 
CS8412-CP MCK ( 11.2896MHz-…256f,) is lower than the Fig.3.7. The side band 
is +/-4.51Hz. 
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O.OOOOE+00 
-1.0000E+01 
-2.0000E+01 \ ^ 
-3.0000E+01 / \ 
_ -4.0000E+01 / \ 
£ -5.0000E+01 1 / \ 
I -6.0000E+01 / \ 
-7.0000E+01 / \ 
-8.0000E+01 - y ^ V ^ ^ 
-9.0000E+01 | ^ ^ x ^ y V ^ < ^ - ' ' ^ -
-1.0000E+02 J 
0 0 0 0 0 0 0 T- T- T- T- o o o o o o o o o o o o o o o o o o o o o o o o o + + + + + + + ,_• ,,', ,' "•• + + + + + + + 
LLl LLl LLl LLI LLI LLI LLl LLl LLI LLi LLI LU LLI LLI 
o o o o o o 0 g g g g o o o o o o o 
CM CD OJ T- CO 2 S S g 0 ) t ^ U5 CO CN 0 00 
0 T- CN 0O (D N- 3 5g ^ S CD lO CO CM T- CD 
CD CO h - T- LO 05 CO 00 CD o^ 0O i q r ^ cq 05 U5 o 
— — CO 00 CNi T^ T-' f> V ^ ^ c\i CNi CO cd ^ u:i 
I I I I I I I ‘ ‘ 
frequency(Hz) 
Fig,3,9, Experimental results for a DIR. Chip—YM3623A output that are 
used in the Stax talent DAC (16,9344MHz). 
From the Fig.3.9, it can be shown that the quality factor of thejittered 
YM3623A MCK ( 16.9344MHz----384f,) is litter bit lower than Fig.3.8. 
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HP4396A REV3.00 max(G:G) 2 5 24 0 31 FORMAT TYPE: SPECTRUM UNIT: 
dBm NUMBER of POINTS: 52 SWEEP TIME: 5.404 s SWEEP TYPE: LIN FREQ 
SOURCE POWER: 0 dBm mag(dBm) Frequency(Hz) 
O.OOOOE+00 
-2.0000E+01 ^ " ^ ^ ^ \ ^ 
-4.0000E+01 / \ 
I \ 
B -6.0000E+01 \ 
J [ 
-8.0000E+01 \ 
^ / V ^ ^ 
-1.0000E+02 \ ^ ^ y 
-1.2000E+02 0 0 T- T- T- T- o o o o o o o o o o o o o o o o o o o o o o o o o o o o o o + + ,,', ,,', "l ,,'l + + + + + + + + + + + + 
LU LU ^ ^ ^ ^ LU m LU LJJ LU LU LU LU LU LLl LU LLI o o S 2 S S o o o o o o o o o o o o 
•"“ ^ S S S S CO h~ ir> n T- o 00 CO T- G) CD r^  S iS ^ 2 CD tfi oo CNi T- o> 00 r-~ (o m co 0) CO °° ^ °? °° u^  T- r^  CO 0) u^  o CD cvi 00 o 
Ty xy f^ T ^ c\i cNi CO ro — uS uS cd cd r«^  cd 
frequency(Hz) 
Fig.3,10, Experimental results for a discrete oscillator output with 
lL2896MHz 
From the Fig.3.10, it can be shown that the discrete oscillator output spectrum 
(11.2896MHz--256f,) as a master clock of the ADPLL have the highest quality 
factor. The side band is +/-1.373Hz. 
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-1.6000000E+02 I 
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frequency ( Hz ) 
Fig.3AL Experimental results for input the jitter signal into the ADPLL 
circuit 
From the above diagram, it can be shown input the jitter signal ( with 
frequency modulation of lKHz and 200Hz deviation ) into the ADPLL circuit 
spectrum. 
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frequency ( Hz) 
Fig,3,12, Experimental results for the output spectrum of the ADPLL 
circuit with input jitter signal from Fig,3.1L 
From the above diagram, it can be shown input the jitter signal ( with 
frequency modulation of lKHz and 200Hz deviation ) into the ADPLL circuit 
spectrum. The result is that the sideband have been suppressed but it is not so 
effective with the K=8 ( min.). 
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frequency ( Hz) 
Fig.3J3. Experimental results for the output spectrum of the ADPLL 
circuit with input signal positive offset with 5 KHz. 
From the above diagram, it can be shown output center frequency ( f / ) of the 
ADPLL circuit is nearly the same as the input signal but the sideband's harmonic 
content is very high with the K=8 ( min.). 
All the experimental results are base on the use of S type input HP4396A 
network analysis, Rev:3.00, number of points is 801, the sweep time is 1.22s with 
linear frequency sweep, RBW is 100Hz and VBW is lOOHz. 
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3.4.3 PLL design notes 
1. The lower the PLL cut-off frequency, the more the wideband jitter and / or low 
frequency jitter ( wander ) the digital interface link can be tolerated and can 
preventjitter accumulation in a cascaded system. 
2. Gain peak ( GP ) or jitter peaking occurs near the 3dB cut-off frequency f 3^ 8. 
As a result, some high-frequency jitter components are actually amplified as they 
appear at the output or create the problem of jitter will be amplified instead of 
being attenuated in this region. This will aggravate the jitter accumulation 
problem in a cascaded system. To solve this problem, the loop is overdamped to 
reduce the GP value, but low GP value corresponds to less jitter attenuation at 
mid-frequency ( 10 f .3^ ,3 ), long acquisition time and awkwardly large capacitor 
value in the loop filter. 
3. For the analog VCO , M2SC12M288-D300 is for 256 fs, M2SC18M432-D300 is 
for 384 fs and M2SC24M576-D300 is for 512 fs. They have two features: 
• Build in three sampling frequencies controller . 
• 100 times more stable than VCOs with LC or TTL-IC configuration ( according to 
the data sheet )• 
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4. For the analog low-pass filter design see the novel design of [42]. This 
voltage-mode second-order filter circuit offers the below advantages: 
• it uses two high speed current feedback ( CFAs) ICs (AD844JN ); 
• it uses five passive elements only: namely two capacitors and three resistors; 
• it can realize all the filter functions; namely lowpass, highpass, bandpass, notch 
and all-pass, without changing the locations or the number of resistors and 
capacitors used; 
• it enjoys independent tuning of the natural frequency, co and the bandwidth, 
® o / Q o 
• it enjoys orthogonal tuning of the natural frequency, o) and the quality factor or 
damping factor, Q 
• it has low-impedance output and, can therefore, be easily cascaded to produce 
higher order filters. 
tt 
R3 
— — • W. — n 
,, 
-'VCC I :: \ 1 
1 ' [M \ \ 4 | > \ '^ U2 |OUTPUTj 
( . J V . z ^ _ S k p 5 r ^ 
u ——^/T—: ^ . > - V < ^ 
Y : ) C Z Z > ^ W v — z " - ^ h ^ C 1 
T ™ ADB44AD _ m _ • L w v ] _ 
_ J R2 ^0 
Fig,3,14, Second order analog low-pass filter circuit using current feedback 
Op-amps 
Fig 3.14 shows the circuit diagram of using current feedback Opamp as a 
second order analog low-pass filter to get better performance. Signal input is at VI 
terminal and Vo is the output terminal. U1 and U2 are the current feedback Opamps 
AD844JN. 
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The transfer function of fig3.14 can be expressed as 
,,5^C2C1F3 sGxCiVi + G1G3F1 Vo = — 
s CiCi + sGiCi + GiGi (3.9) 
Vo 
a/ A second order low-pass filter can be obtained with 1 ifV2=V3=O ( grounded 
). 
Vo G^ 
Vi s^CiCi + sGiC\ + G\Gi (3.10) 
1 
^ " W o H H H ( 3 . 1 ” 
~ ~ ^ ~ ~ 
QUALITY—FACTOR = Q = ^ ^ ^ ( 3.12 ) 
For example: 
Rl=R3=16k, Cl-C2-10uF, R2=1100, 
the cut-off frequency is 0.9947Hz 
and the quality factor is 0.06875. 
The computer simulation results are as follows. These results (-3dB cut-off 
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5. For the external divide-by N counter 
a/ For divide-by 256, using 74AC393, or 74HC590. 
b/ For divide-by 384, using 74HC590 plus 74F163 or 74AC112 plus 74AC393. 
The below circuits show the divide-by 256 and 384 counter connection. 
74HC590 |PLLOUT-64fil 
256fs'MCN: ^ ^ 1 ^ — — I 
I > • f M->RCK OA ^ ___ 
~~~"""^ - *4|:CCK.EMOg"^* It D.F.-BCKI| 
""•""S->mL, oc |~ ——<r 
% CCLR OD^ “ 
OE i - |PLLQUT-fs'| 
OF | - r~*~< I 
OG 4-
U1 O H ^ » |to D.F.-LRd| 
^ " ^ I 
i " < 3 j ] 
41 
•.,0 |DMDED 255fs'| 
Fig,3.15 Divided by 256 counter connection circuit 
The input frequency 256f/MCK is divided by the 74HC590 256 times to get the 
lf3'and 64f;. 
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jgT :>--^ • ~~~~ 
™™ 4 7MC.112 74AC393 p _ _ 5 4 f s _ 
384fs-MCK ^ J P R E L ~~~l |A QA|f*-^^< | 
^ _ _ _ _ ^ 0 - V ^ 0 [ 
I > ~ f ^ l ) C L K — . U2 QC4~ 
. . 2 , l j i ; ^ ^ - CLffO^ 
CLR 7 | 
cr “ 
_, 1 ^0 
4 74AC112 ^ A QA^ pLmUT_f3. 
H ‘ - i — L U4 o c | _ - < c Z Z ] 
0 ^~~~~~ p nOD^ 
L _ ^ > C L K — p. 
7 ^ 3 D ^ _ 7 4 A C 3 9 3 
•“ ~^'' o S 
_____0 u 
13 
Fig.3.16 Divided by 384 counter connection circuit (1) 
The input frequency 384fJMCK is divided by the 74AC112 3 times to get the 128 
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3.6 Discrete transistor oscillator 
Discrete transistor oscillator circuit using Colpitts-transistor [27] is in parallel-
resonant mode. It has the advantage over the Pierce-transistor that is in series-
resonant mode for multi-frequency circuit. Note: CMOS oscillator normally uses 
the Pierce oscillator circuit. 
Phase noise from the LC type oscillator exhibits a higher level of 
sideband noise, extending out much further on either side [63:. 
Good crystal oscillator ( for example: 20MHz ) may show a level of 
sideband noise that is down to -120dBc at only lOHz offset from the carrier. Most 
crystal oscillators will achieve jitter less than 10 picoseconds peak-to-peak if the 
noise of the oscillator power supply is low enough. It is usually advisable to 
decouple the oscillator with 10 ohms and a bypass capacitor. 
For any VCO , white noise at the VCO input will modulates the VCO 
frequency and addsjitter to it [60]. 
For a white noise density of 6„( k is given by 
/ 1 ^ 1 
Kvco = ~J=r • Ko • en{vco) 
V2 ®" (3.15) 
where K is the VCO scale factor [ rad / V . sec ] and co is the VCO center 
frequency [ rad /. sec :. 
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3.7 Discrete transistor oscillator circuit operation 
--'^―——^ M --——< ‘~~ I ~~~~^< +sv I 
R1 % 10 R6 ;^iO 
rv 1 D1 -k 1N4148 , BC550C ] 
^ i f iC^k t. , ^ , p n ' ^uF 
_' X2 X1 ^ " 1 Q j^ T 04 T C5 
T T — H ^ , A 51 •^ • o 
~i~ _J_ 47D Ci h'5 / 
• (=Z1 ^ J j~~<-^VVv-*^ ^ BC5K)C 
^ :4~^ Li""|f 4^~^  ± > f~~A/vv~<L~j _^»~<- fout I 
............ .. • •— —• 47p T C2 <T DJ |'™~^ • 1——d" ? I “^  F?4 100 iOn 
.. 1 Sbreaki Sbr^ k2 \ R2 390 
i S2 >•"• 
256/.384fs-44.1kHz 
B I Z > -
256/3S4f5-.32k;4Sk 
Fig.3.17 Multi-frequency output crystal based master clock with discrete 
transistor circuit diagram. 
The operation of the above circuit is given below: 
Q1 is the Colpitts-transistor oscillator circuit element and Q2 is the output 
buffer. C1 should be fixed within lpF to lOOpF. The oscillation frequency is very 
sensitive to the value of C1 but not to C2. The time constant R2C2 should be 
inversely proportion to the oscillation frequency 
i?2-C2«0.5® — 
fo . (3.16 ) 
The ratio of C1 to C2 is not critical but usually the value of C2 is about 5 10 
time of C1. S1 and S2 are used to select the output frequency of this oscillator ( f _ 
)where the Sbreakl and Sbreak2 are the relays. They can be SPST or DPST. C3 
serves as an ac-couple between the discrete transistor oscillator circuit and outside 
circuit in order to avoid the baseline wander. Rl-C4 and the R6-C5 are the power 
supply low-pass filter. D1 and D2 discharge the reverse dV|dt voltage generate 
by the relay coils during the switching transient. 
Design of the bench work sample one is shown on the below table. The 
value o f X l is 22.5796MHz and the value ofX2 is 33. The 4,( signal amplitude is 
Ov and 2.5 voltages. Therefore, the fout must be added most stage i.e. the use of 
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Smith trigger ( 74ACT14 ) circuit is to increase the voltage output level to +5 
voltages. 
Design of the bench work sample two is shown on the below table. The f^ t^ 
signal amplitude is Ov and 5 voltages. 
Sample 1 Sample 2 
supple voltage (V) ~+5 +T2 
C1 ( p F ) 5 47 
C2 ( p F ) 47 47 
R2 (ohms) 3 ^ 470 
R3 (ohms) 1 ^ m 
R4 (ohms) 3 ^ 3 ^ 
R5 (ohms) 5l JI 
Output voltage ( v ) 0-2.5 0 ^ 
For higher performance, the master clock f^ t^ must be connected to the high 
speed voltage comparator to square up the f ut [23]. 
Further enhancement uses technique that described below [22]. Critical 
clock source fout passes through the narrow band-pass filter with high Q 
characteristic to generate the pure sine wave and then using fast, lowjitter 
comparator chip ( AD9696KN or LT1016 ) or high speed TTL logic or high 
speed CMOS logic or ECL logic for example the ECL to TTL translator 10124 or 
10125 to square up the pure sine wave. Therefore, the f^ ^^  will have a 50®/o duty 
cycle characteristic provided that the band-pass filter has high Q characteristic. 
The experimental result is shown in Fig.3.10. 
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3.8 
The advantage and disadvantage of using external discrete oscillator 
Advantage of using external discrete oscillator: 
1. the parameters of source and load resistance, gain and amplitude of the crystal, 
can be controlled, 
2. the precise frequency stability can be controlled, 
3. delay time is shorter because the oscillator circuit uses one or two transistors 
only and low power dissipation is due to shorter delay time[26], 
4. frequency sensitivity to power supply voltage changes is reduced since most of 
the CMOS-IC's have higher sensitivity to power supply regulation than the 
transistor circuit, 
5. short-term stability can be up to +/- O.lppm, 
6. lower phase noise than the CMOS oscillator circuits [24]. 
Disadvantage of using external discrete oscillator: 
1. frequency shifting with temperature changes, 
2. high-gain transistor should be used to get higher input impedance at the 
transistor base input terminal so as to minimize crystal loading effect by the 
transistor, 
3. voltage swing across the crystal is large large ( from +5 to - lVdc) [24]. 
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3.9 Background of using high-precision oscillators 
The accuracy of frequency and time-interval of phase-locked loop circuit vitally 
depends on the time base or reference element selected ( capacitor and resistor). 
There are three types of oscillators that are usually used in the high-precision 
application: 
1. RTXO: Room-temperature crystal oscillators are designed for minimum 
frequency-change over a change in temperature. 
2. TCXO: Temperature-compensated crystal oscillators use external 
components to offset temperature effects. TCXO time base have temperature 
characteristics which are typically five times better than an RTXO ( 5 x 10 "^  
for a 0° to 50 C change ). 
3. OTBXO: Oven time base-compensated oscillators have crystal and 
temperature-sensitive elements enclosed within a temperature-controlled 
environment. A heating element maintains a constant temperature, The best 
stability is achieved when the operation point is 15° to 20° above the highest 
temperature to which the unit will be exposed. After warm-up, the frequency 
remains very stable, typically < 7x 10"^  over a 0° to 50°C variation. 
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3.9.1 The temperature compensated circuit for crystal oscillator operation 
In this thesis we propose the use of the temperature compensated circuit for crystal 
oscillatoar by hardware circuit design in the circuit level. The temperature 
compensated crystal circuit diagram is shown in Fig 3.18 and the operation is 
described below. 
_ l^c^ fTEK^ P.CONSr_ 
• • f——• • • • • m-<ff 1 
R5 1 R5 ,1 I I i ^ — ' 
1^  ^ < 1k J. > R9 R” 1 gc56bc aC560C _ 
01 1 f^1# 1470K 1k§ I 
_-___, LM339 m\ X 1 nV \ , J ,,, 02 J 
” R2 t ^ LEDJ Y y 02 _^ _ ^ ^U f ^ - M2 
> > MS f-. ,1 .. .. MOV V \ Lj — 
Sk § ^ ^ ^ + \ ^ kinr ^ ^ H Ri3 H 
^ f v i \ p. o GRE,EN R12 i ~^  1 1^  
- _, 5^  ui > - r 4 < H ' + \ \ rar ^ _, % • 
^^ ^^ ^^  p J 03 \ T 1k f 1k 
“ ™ " ^ f t > " t _ _ _ 01N4I4B U \ z ^ > g ^ • lrf530 ^ ^ D 
_ I f L J , _ ^ y ^ l ^ 3 3 9 ——^ 
.>-p:dfe=.~~j«U+\ U^ _  , i 
< 0 ™ " v i \ I . L I.|| 
4 U2 • • • KH R14 1^k Ri5 §lk i ^ 
—5li 4 R3 — V:Z .e _ •’ 1 ‘ 1 
” . > 1^ <^  •-"• ./'^1 • < 470K • •‘ I ^ 
f f f e LM339 j ― 1 risb, _ J = J 
jr"frEM7EWuRE SENISQ^  fe" ! • j ^ 
0 |HEATER| 
Fig.3,18 Temperature compensation circuit diagram 
The small size temperature sensor employ IC LM45B or LM56B [28 to 
31] for highly linear output. U1, U2 and U3 are the window comparators to 
compare the temperature sensor voltage output with the temperature set by the 
variable resistor VR1 and VR2. 
D1 , D2 and D5 are the LEDs to indicate the circuit temperature state. Q1, 
Ml and the load——semiconductor thermo-electric device [32] are for cooling the 
crystal and the Q2 . The surface of M2 serves as a heater element for heating the 
crystal. 
If the voltage at point Q goes lower than that preset by the VR1, the output 
of U2 goes low , then the yellow light emitting diode D2 will be turned on, 
indicating a bath that is too cold. 
If the voltage at point Q goes above that preset by VR2, the output of U1 
goes low and red LED D1 will be tumed on, indicating a bath that is too hot. 
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For input voltages between these limits both U1 and U2 outputs will be 
high . Diode D3 and D4 will then be turned off and the inverted input to U3 will 
be pulled above the half power supply voltage (i.e. 2.5 V ) appeared on the non-
inverting input; the green LED D5 is turned on, indicating a bath that is at the 
correct temperature. 
~ ~ Vq < VvRi I VQ > VvR2 VvR2<VQ < VvRl 
T T ^ " " " m i h L ^ ffi^h 
2. Vu2 Low High High 
3. Vg Hlgh ffi^ L ^ 
4. Led yellow LED D2 Red Led D1 turn on Green Led D5 tum on 
turn on indicating indicating in hot indicating in balance 
in cold condition condition condition 
Note: 
1 .Vg is the voltage at point Q 
2.Vui is the voltage output of the comparator U1 
3 .Vu2 is the voltage output of the comparator U2 
4.VvRi the voltage at VR1 
5.VvR2 the voltage at VR2 
To calibrate the temperature chamber, the lower and upper temperature 
limits are selected , for example from 32°C to 36 °C . Measuring the voltage at 
point Q when the temperature sensor is in water at a temperature corresponding to 
the lowest limit, say 32°C . The voltage at point Q is noted, then adjust the preset 
VR1 anti-clockwise until the voltage measured at pin 6 of the Op-amp U2 has the 
same value. When the temperature is raised to the upper limit, say 36 °C, the 
voltage at point Q is again noted and this value is estabished on pin 5 of Op-amp 
U1 by adjustment anti-clockwise ofVR2. 
These measurements must be made with a high impedance digital 
voltmeter, an analogue instrument will almost certainly be unsuitable. 
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3.9.2 The temperature compensated circuit design notes: 
1. Thermo-electric device ( using the Peltier effect ) , when supplied with a 
suitable electric current, can cool down or heat up the crystal. In this circuit its 
function is to keep the crystal cool. 
2. Because the crystal used in this circuit Fig.3. is AT cut, which has the cubic or 
S-shaped frequency variation with temperature . The more stable region at low 
temperature is around 5 °C to -20°C and at high temperature it is around 75 °C ( 
depend on the angle of cut) [31]. For the AT cut crystal , the point of inflection 
occurs at around 27°C to 31°C. But for the strain compensated cut ( SC cut) , it 
offers improved resistance to shock and superior aging effect but exhibits more 
spurious resonance . 
3. For the AT cut crystal, its has the sensitive characteristic with the mechanical 
vibration . 
4. Another simple design of the oven control circuit can be found in [28]. 
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3.10 The discrete voltage reference circuit operation 
In this thesis we propose the use of the discrete ultra-low noise, low temperature 
offset< 30ppm, voltage reference circuit design diagram is shown in Fig 3.19 and 
the operation is described below.. 
___„_„_p^ ____^ . 
•™~> J2 BF245C _ 
t R9 I 10 
R10 1 ^ 
47 ^ • Q^  i-—™™—^ 
.——___,^__#4z B _ C OP-27A/AD 
Vf A. 4 iOk 4> 
1 9 M M ^ j ^ - j - ^ ^ - 4 ^ . iuP . 
V4 Q , J 47uF , > ^ W ” T T ” + 
T i / \ [ Z =^^  
1 — — ^ " ~ ~ ~ ~ ~ t ‘ , T ~ - z - Z ! 47n T T < FfL 
l B C ^ ^ ^ e a - . J l ^ L _ _ r ^ i j L 4 
( : l , _ Y j 47UF - ^ 0 
;BCeex / ^ ^ ,on 1 
t ^ <Jik < 10 
__»__1_______1 1 
Fig,3,19 Discrete ultra-low noise, low temperature offset < 30ppm, differential 
voltage reference circuit diagram, 
V4 and V6 are the input supply unregulated rail voltages. Jfet J2 is the 
current source to bias the voltage reference V^gf [ 39 , 40 , 41]. The choice of 
voltage reference mainly depends on the cost against the performance. Q4 is the 
voltage reference buffer which is temperature compensated by Q5. D2 is a zener to 
fix the Q5 Vce voltage to above 2.1V and C8 is used to bypass the noise generated 
by the zener. Q5 is used to bypass the positive power supply current (Iref. ) and 
source major current (ic=P X Iref) to the negative power supply. That means the 
p X Iref current draw from the negative power supply, p is the current gain of Q5 
.Q6 forms the cascode transistor pairs with Q5 to minimize the Miller effect. 
Therefore, the noise current from the ground to the voltage reference Vref will be 
divided-by the current gain ( p ) of Q5. This is the ground noise current bypass 
technique with the additional negative power supply. 
The advantage of the circuit shown in Fig.3.19 is that low dc errors is 
obtained due to the capacitor leakage is minimum. 
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The negative power supply of the U2 can be connected to negative power 
supply rail or power ground. Load resistor RL biases U2 to Class A operation ( 
around 5mA ) and keeps the output resistance more constant. The voltage 
reference bypass capacitor is set at about luF and it must have low leakage current 
and ultra low impedance at high frequency [34,35]. 
The output ofthe voltage references shown in Fig.3.20 is connected to the 
current feedback Op-amps' ( for example AD811 or AD844 ) non-inverted inputs 
and the outputs of which are connected to the inverted inputs through 470 ohms 
resistor. The output of each current feedback Op-amps must be connected to an 
isolated resistor ( 0.1 ohms to 47 ohms ) in order to isolate the capacitive loads, all 
major power supply sensitive ICs, ( e.g. the PLL circuit ( VCO )), master clock 
circuit ( fig.3.17 ) , digital interface IC, digital filter chips and the DAC. Current 
feedback Op-amp is used to isolate the voltage reference and the load which 
provides faster or dynamic current to the load. 
M • 
• , vcn «> »_j>.\ 1 L [ > \ 2 
, i , i V . + \ ^ ^ ^ C b _ s V + \ j t>47ohms|Cby_ ( ) ()Vrefererce CFA >__^.yyy__^ CFA " > ^ V v ' v - ^ 
f ' " V - Z R2 > t \ ! - , Z i r 
M ^ r z z j § 1 H / - i A4 ^ 1 
%rn • ” “ -d U < •, lo^ u 
_ t 1 % 
R1 470 R3 470 i ^ 
Fig.3.20, Voltage reference buffered with a current feedback Op-amps 
for multi-power supply, 
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Another analog power supply circuit design for DAC can be found in [33:. 
The layout technique of the power supply and the power supply bypass can 
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3.10.2 Precaution of separate CMOS chips Vdd and Vcc 
A CMOS chip usually has two power supply connections: digital V^j and 
analog V^^. If separate power supplies are used, there is a possibility of a latch-up 
condition when the power supplies are turned on at different times,. To avoid this 
problem, the analog power supply and digital power supply must be connected 





1 H < W 1 
VDD Q ( ) VCC 
i t 
4¾ 4 
Fig.3.21. Avoid CMOS latch up circuit connection diagram 
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3.11 Board level jitter reduction method 
Jitter can be reduced by better layout and a better noise decoupling 
scheme. For example, the passage of high frequency signals over short 
transmission lines ( e.g.: PCB traces ) will not generate jitter. However, the 
emissions and cross-talk triggered by such signals do contribute to a lot of noise, 
which ultimately gets injected into the receivers and the transmitters of the same 
board and causes jitter. The key to reducing emissions and cross-talk is to lay out 
high-speed traces with a constant impedance across their lengths. 
Wide traces ( >lOmil ) are recommended because the variations in line 
width caused by etching errors and bending will have less impact than thiner ones. 
Greater distance between neighboring traces and between a trace and a board edge 
is also recommended. 
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3.12 Digital audio interface chips 
The function of digital audio interface transmitter chip ( DIT ) ( i.e.: CS8401, 
CS8402 and YM3437 ) is to encode and transmit audio data according to the AES 
^ 
/ EBU, IEC 958, S / PDIF and EIAJ CP-340 interface standards. 
Digital audio interface receiver chips ( DIR) (i.e.: CS8412, CS8414 , 
AES20, AES21, YM3623 and YM3436D ) have the following characteristics for 
clock-data recovery [65]: 
1. Lock quickly onto an input signal. 
2. Track frequency variations. 
3. Operate at multiple frequencies. 
4. Recover data and clock signal over wide dynamic range. 
5. Recover data correctly in the presence ofjitter. 
6. Hysteresis in data recovery. 
7. Produce high-frequency master clock ( 256fg or 384f*s ) . 
Commercially available low jitter clock specification is that typical low 
jitter slaving clock Apogee CC768 have output jitter < 30ps rms. ( typ. ) and < 
100ps peak to peak (typ.). 
The latest digital audio interface chip ( CS4224/6 ) use the following 
method for reducing data dependent jitter. Please refer to the data sheet of 
CS4224/6 and Chapter 7.1.4 to get more detail information. 
The receiver frequency and phase locking is accomplished by using timing 
cues derived from the preamble ( a timing reference for synchronizing the PLL ) 
preceding the Z preamble ( please refer to Chapter 7.1.4 to get more detail 
information.) or channel “ B “ data frames. These occur at the input word rate ( 
IWR ) between 32kHz to 50 kHz. The Z preamble occurs once every 192 frames 
in place of the X preamble in order to mark the beginning of a new channel status 
block. Since this edge is quite distant in time from any data dependent edges, this 
method greatly reduces susceptibility to inter-symbol interference which can result 
in data-dependent clockjitter [64]. Usually, each preamble has two bit boundaries 
with no transition which enables the receiver to recognize the data as a preamble. 
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Further reduction ofjitter may be achieved through a two-stage PLL. The 
first or one stage PLL is inside the DIR. chip and the second or two stage PLL is 
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Chaper4 
4. APPLICATION CIRCUIT BLOCK DIAGRAMS OF JITTER 
REDUCTION AND CLOCK RECOVERY 
Block diagram 4.1 and 4.2 are for the outboard digital-to-analogue converter's 
circuit design. DIR's Fsync pin is used as a PLL input reference for both block 
diagrams. 
The different is that the block diagram 4.1 use the Fsync' pin and Sck' pin of 
2"d PLL to the digital filter chips but block diagram 4.2 use the Fsync pin and Sck pin 
of the DIR. chip to the digital filter chips. 
The block diagram 4.1 design idea comes from a Japanese digital audio 
designer. And the block diagram 4.2 design idea comes from a Crystal semiconductor 
digital audio designer [65]. 
Block diagram 4.3 and 4.4 are for the outboard digital-to-digital jitter 
reduction unit's circuit design DIR's F—c pin is used as a PLL input reference for both 
block diagram. 
The different is that the block diagram 4.3 use the F,y„^  ' pin and Sck' pin of 2"^  
PLL to the digital filter chips but block diagram 4.4 use the Fsync pin and S^ ^ pin of 
the DIR. chip to the digital filter chips. 
The block diagram 4.3 design idea comes from a Japanese digital audio 
designer. And the block diagram 4.4 design idea come from a Crystal semiconductor 
digital audio designer [65]. 
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4.1 SECONDARY PLL APPLICATION CIRCUIT BLOCK 
DIAGRAMS 
Digital data ( SPDIF ) from CD 
transport with jitter 
1 
DIR. chips 
FSYNC /1 fs 
i 
2nd PLL ( analog or digital ) 
SDATA 
MCK' / 256 or 384 fs' SCK' / 64 fs' FSYNC' /1 fs' 
5 Y 5 y 
Digital filter chips 
1 r 
one bit or R-2R DAC chips 
5 
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4.2 SECONDARY PLL APPLICATION CIRCUIT BLOCK DIAGRAMS 




2nd PLL ( analog^ 
or digital) 
FSYNC/1fs SCK/64fs SDATA 
MCK' / 256 or 384 fs' 
5 5 Y T 
Digital filter chips 
i 
one bit or R-2R DAC chips 
i 
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4.3 SECONDARY PLL APPLICATION CIRCUIT BLOCK DIAGRAMS 
Digital data ( SPDIF ) from CD 
transport with jitter 
. 1 
DIR. chips 
FSYNC 11 fs 
i 
2nd PLL ( analog or digital ) 
SDATA 
MCK' I 256 or 384 fs' SCK' / 64 fs' FSYNC' 11 fs' 
5 5 Y T 
DIT chips 
i 
Reduced jitter digital data ( SPDIF ) 
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4,4 SECONDARY PLL APPLICATION CIRCUIT BLOCK 
DIAGRAMS 
Digital data ( SPDIF ) from CD 
transport with jitter 
1 
DIR. chips 
2nd PLL ( analog 
or digital ) 
FSYNC / 1 fs SCK164 fs SDATA 
MCK' / 256 or 384 fs' 
1 r ^ r } r l r 
DIT chips 
I 
Reduced jitter digital data ( SPDIF ) 
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Chaper5 
5. CONCLUSIONS 
5.1 Summary of the research 
Jitter reduction is very important in digital audio. In this thesis we have investigated 
various methods for jitter reduction. The main contributions, together with the 
corresponding publication, of this thesis are summarized as follows: 
We have addressed three aspects of jitter: what the jitter is , why jitter occurs 
in digital audio andjitter reduction techniques in the hardware circuit design level. 
In Chapter 1, we have described what is the jitter and its characteristics. We 
have also clearly defined thejitter and wander. 
In Chapter 2, we have described and studied the cause and effect of jitter in 
digital audio and proposed various methods for jitter reduction. For example, in 
Section 2.3, the proposed method can reduce the settling time from 10ns into 9.09ps 
in theory and from 35ns into 25ns in practice. 
In Chapter 3, we have investigated and proposed various methods for jitter 
reduction by the hardware circuit design. 
A proposed all digital phase locked loop ( ADPLL ) circuit, which is the first 
one to use this circuit design in this application, which incorporates with the digital 
audio interface chip to reduce the jitter, has been implemented. For all digital phase 
locked loop circuit, it is proved work by computer simulation. With this circuit, 
experiments were successfully carried out to measure the clockjitter spectrum in the 
digital audio interface chips and ADPLL circuit. But sadly speaking, the performance 
is not as good as the analogue PLL circuit due to the limitation of the ADPLL 
circuit's phase resolution. 
It has been shown that using the all digital phase-locked loop ( ADPLL ) 
circuit can reduce the jitter and / or wander significantly. This is because the ADPLL 
can set the cut-off frequency or locked range extremely low ( i.e.: locked range < 
1.314mHz for 44.1kHz in theoretical). This locked range is difficult to achieve in the 
analogue phase-locked ( APLL ) loop circuit due to very long initial lock-on time. 
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We have also made circuit comparisons between the ADPLL and APLL. The 
frequency against voltage stability and frequency against temperature stability of 
APLL circuit are not better than that of the ADPLL circuit. 
We have suggested that for further reduction of the jitter and / or wander in the 
digital audio chain, the power supply performance and the master clock quality must 
be considered, and the design of extremely stable discrete transistor oscillator circuit 
in order to minimize the master clock jitter level successfully, and the design of 
temperature compensated circuit for crystal oscillator in order to minimize the master 
clock temperature drift. 
We have also studied the extremely stabled power supply circuit design to 
obtain better voltage regulation with a high performance Op-amp as a voltage 
comparator, and used current feedback Op-amp to provide dynamic current to the 
load. This circuit design is the first one to integrate all the best chips together in the 
digital audio application. But sadly speaking, the performance is not so good. It is 
because the voltage reference's temperature drift is not as good as the data sheet 
quoted. In practical measurement, we find that the voltage reference's temperature 
drift is out of specification which makes this circuit not fulfill the extremely low 
temperature drift requirement. 
Jitter affects the reliability of data communication systems in unpredictable 
ways. Circuit designers have to be very careful to reduce all possible sources of jitter 
and be highly determined to eliminate them in the design stage but not in the 
debugging stage . 
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5.2 Suggestions for further development 
Several methods for jitter reduction by the hardware circuit design have been 
investigated and studied in this thesis. They can be used for practical applications after 
further development. 
Future work should be focused on improving the proposed circuit design. For 
the ADPLL circuit design: The phase resolution of the ADPLL must be improved to 
reduce the jitter level. The ADPLL circuit's locked range needs to be improved by 
setting of the digital ADPLL's K-clock frequency higher than that of the I/D clock. 
The ADPLL circuit's jitter suppression capability needs to be improved by the use of 
higher order digital ADPLLs circuit [11]. 
For the extremely stabled power supply circuit design: Further study of the 
temperature drift of the voltage reference must be done. 
In addition, we also need further study in details about the enclosure and the 
physical layout of the circuits. 
We believe that these jitter reduction techniques will become popular in the 
high-end internal or external Digital to Analog converter circuit , CD player , VCD 
player , LD player and DVD player after further refining the circuit design 
performance. 
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5.3 Instrument listing that used in this thesis 
1. HP4396A network / spectrum analyzer 100k 1.8G, 2Hz-1.8G 
2. HP5381A 80MHz frequency counter 
3. TDS320 two channel oscilloscope lOOMhz 500Ms/s 
4. COR5501U Kikusui digital oscilloscope lOOMhz 
5. HM813 0 Hameg programmable function generator 
6. A2-D Neutrik audio measurement system 
7. GPC-3030 GW dual tracking with 5V fixed power supply 
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Chaper7 
7 APPENDICES 
7.1.1 Phase instability in frequency dividers 
7.1.2 The effect of clock tree on T.^ ew on ASIC chip 
7.1.3 Digital audio transmission—Why jitter is important? 
7.1.4 Overview of digital audio interface data structures 
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‘ Appendix A PLL Basics 
A.1 INTRODUCTION A.2.2 SETUP AND HOLD TIME CONSIDERATIONS . 
Transferring data between ASIC chips at frequencies To insure error-free data transitions between ASIC1 and 
above 40-MHz requires special on-chip circuitry in current ASIC2, the data path from the sending flip- flop in ASIC1 to 
sub-micr6n technologies. Phase locked loops can provide the receiving flip flop in ASIC2 must not be so long that a set-
skew management in ASIC devices to help compensate for up time violation is realized on the receiving flop- flop. The 
clock tree Insertion delays and process, temperature and volt- same data path must also be long enough to avoid a hold-
age variations allowing maximum multi-chip system perfor- time violation on the receiving flip-flop. This setup and hold 
mance. time relationship must take into consideration clock skew be-
This application note is written to help designers of multi- tween the rising edge of ClkA, which initiates the data transfer 
chip ASIC systems maximize system performance by manag- and the rising edge of ClkB which clocks in the transferred da-
ing clock distribution and optimizing clock skew and data path ta. 
relationships. It contains equations relating measurable tim-
ing and skew parameters to maximum frequencies of opera- A.2.3 INSERTION DELAY A N D T H E EFFECT OF 
tion. It explains techniques available to minimize critical “ ‘ C L O C K TREE 
parameteiis which contribute to clock skew. , . . • 
I , Insertion delay is defmed as the delay from the rising edge 
i of the external system clock to the rising edge of the clock on 
A 2 B A C K G R O U N D any given flip- flop on the ASIC. In Figure A.2, it's the delay 
‘ I from SYSCK to ClkA or ClkB. Insertion delay is made up of 
AOH Dc^PieTc:DTv^DcrMeTco n*TA TOAMocco theclockinputbufferandclocktreedelays.Theinsertionde-
A.2.1 REGISTER-TO-REGISTER DATA TRANSFER |ay one ASIC can be yery different from the insertion delay 
BETWEEN ASIC CHIPS in another ASIC, depending on the size of the ASIC and the 
When determining the maximum frequency at which data number of elements that must be clocked by the clock tree. 
can be transferred from one ASIC device to another, a de- Differences in insertion delays between ASIC devices directly 
signer must carefully consider both the delay of the data path contribute to clock skew (Tskew). In the example circuit (Fig-
and the skew of the clock. The data path is the delay from a ure A.2): if ASIC1 has an insertion delay of 5 ns and ASIC2 
register in the sending ASIC (including clock to Q) to the D in- an insertion delay of 10 ns, then a rising edge in ASIC 1 will 
put of a register in the receiving ASIC (including the setup and be skewed by at least 5 ns from a rising edge in ASIC 2. 
hold times), see Figure A.1. The clock skew or Tskew is the 
difference betWeen a rising edge on ClkA in ASIC1 and ClkB A.2.4 PTV VARIATIONS 
in ASIC2.1 j Process, Temperature and Voltage (PTV) variations can 
i increase the difference in insertion delays. Most ASIC tech-
:' ^EE^ nologies use a multiplier to adjust delays due to PTV. In the 
©H4C technology, a worst-case multiplier (WCM) and a best-case multiplier (BCM) are used. Jhe WCM modifies a typical 
^_ R ^ delay to represent worst-case conditions. The WCM is great-
, I erthan one. The BCM is less than one and modifies a typical 
— C\k A ^ _ … r delay to represent a best-case condition. The "process 
spread" is the difference between a best-case delay and a 
©L worst-case delay for a given data path. The process spread 
can be found by dividing the WCM by the BCM (WCM/BCM). 
Choosing a technology with a minimum process spread will 
5iT5u^_L_; allow higher overall performance. 
Figure A.1 Chip-to-Chip Timing Parameters 
j A.2.5 MAXIMUM FREQUENCY OF OPERATION 
Tskew:in this document refers to clock skew in both the ^ n equation can be derived that relates setup and hold 
positive and negative directions. Positive skew is when the times, insertion delay and process spread to determine the 
rising edge of ClkB occurs later than a rising edge of ClkA. maximum frequency at which data can be safely transferred 
Positive skew affects data transfer from a hold time stand- from chip-to-chip. A full derivation of this equation is p r o v i d - , 
point. Negative skew is when the rising edge of CljB occurs ed in Appendix E. The equation in terms of the minimum pe_ 
earlier than a rising edge on ClkA. Negative skew affects data -^^ ^ is, 
transfer from a setup time standpoint. A complete analysis of , 
clock skew is performed in Appendix B. MinPer = Tskew OA/CM/BCM + 1) + WCM (Tsu + Th + 
. TDm) (A.1) 
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M ' , ^ i = c l o c k p e r i o d i n n s _ a x _ e n _ AS,C devices. Second,, the processspread for the chosen 
Tskewi Total skew fnositive anH/nr non.tiw U • technology is also very important. Clearly, Tskew and the 
;^sing e c K r c T ^^^^^, ~ ^^^^^^ ^ust be _ m i z e d to a,,ow | perfor-
WCM Worst Case Muitiolier T •_» • 
BCM i BestCaseMultipl^r ‘ \ To address the problem of clock skew, a Phase Locked 
TSU ^ ' " ^ " - - - c ( . s , c a ^ : ^ . ^ : ^ J : ^ : ; r ^ - ' r ^ ^ ^ 
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1 adverse effects on the imbedded digital audio transmission technique it- signal Ievek. The AES/EBU format typi-
3 signal. These will show up as self. cally uses a three-conductor XLR-style 
3 signal degradation just as do connector. The SPDIF is typically an ^ ^ 
2 caused by conventional analog Most audio signak start as analog, RCA or a BNC coaxial connector or an f ^ ) 
jtiaUes. often from a microphone which is inher- optical connector (often called a 
ently analog. At some point, the signal TOSUNK, a name trademarked by 
<et's look at what are the typical im- is converted to a digital format. For pro- Toshiba, a manufacturer of such con-
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i audio measurement capability. 
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d impairments can modi fy the im- the 32-bit data stream. 
4ed audio. It is relatively easy to il-
ate the proportionality of digital bit as 20 Hz to 20 kHz. This requires a sam- tion, called status bits, is also carried 
sn degradation to measurable ple rate just over twice the highest fre- along with the audio for supervisory 
0 degradation. quency of interest. For standardization, and administrative purposes. To allow : 
two sample rates have been defined: for improvements in converter technol- ^ )• 
• the consumer audio industry uses ogy, 24 bits have been reserved for ^ ' 
n^e of the most often talked about 44 . l kHz while the professional (studio each audio channel. Typically, 16 to 20 
dem parameters of digital audio recording and broadcast) industry uses of these are used for the program 
1 days is jitter. Jitter is phase modu- 48 kHz. The seemingly unusual audio. The unused data bits can be 
n of the digital transitions of the number of 44.1 k was chosen to be used for other purposes. 4 bit precede 
lstream. The edges of the pulses do mathematically convenient in relation the audio as a preamble to enable the 
nappen precisely at the time of a to television scan rates to allow the digi- receiver to synchronize and 4 more b i t^^ 
ieticaUy perfect clock signal. tal audio to be synchronized to the are added following the audio for the ^ ^ 
video and easily multiplexed with supplementary administrative informa-
i£t's investigate how jitter can cause video. tion. This gives a total of 32 bits per 
0 signal degradation. We can artifi- channel (4 preamble + 24 audio + 4 
,inject calibrated amounts and This digital audio transmission tech- administrative) which form a sub-
s of jitter on a digital audio bit nique has been standardized by several frame. The next sub-frame is an identi- ‘ 
m and measure the resulting audio international organizations. In the Ccd pattem but for the second channel. 
irtion and noise. This jitter can be broadcast and professional audio area, These two sub-frames in sequence be-
e frequency, broad-band noise jit- the Audio Engineering Society (AES) come a frame. 192 such frames in se-
Mrband-limited noise jitter. We can and the European Broadcasting Union quence are defined as a block. 
jvary the rise and faU time of the (EBU) have collaborated on individual . 
al transitions to simulate what hap- specifications that define what is com- One of the original objectives of the 
t with long cables and see how this monly known as the AES/EBU Digital AES/EBU format was to allow the digi-
ase in rise/fcdl time adds jitter. And Audio Interface. On the consumer tal signal to be able to be routed 
an add other digital errors such as audio side, Sony and Phillips have de- around a facility in the same way as an 
nal mode and common mode fined a lower cost variant suitable for audio signal. This is why the XLR con-
8 to see their effects. consumer audio equipment. This for- nector and a balanced signal format 
1 . • • • mat is commonly referred to as the were chosen. The plan was to allow nor-
ital Audio T r a n s m i s s i o n SPDIF (Sony Phillips Digital Interface) maI microphone cable and signal rout-
b understand how impairments of format. These standards define the digi- ing equipment to be used. (We'll see ^ i 
%tal audio signal affect the imbed- tal audio bit stream (which is the same later how cable quality is important), 
audio, we need to understand the for both), the connector, and the digital The format chosen to send the data is 
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^ 2 shows the make up of a complete 
block with its frames, sub-frames, and 
— «^ °^  (^FRAMES) ^ ^ e distinctive preambles. 
_ B u ^ s ^ M m i i i i i i M i i i m n m n r a r a n M M U j | i i i i i n R^i-nfe data pattems 
^ ^ ^ ^ ^ ^ K B L So much for the theoretical shape of 
^^Bfi fef t fch^ ^ ^ B ^ m k . the data bit stream, what does the sig-
^ ^ ^ M ^ f e f c ^ J ^ ^ ^ ^ ^ nal look like in reality? We used the 
7 ^ ^ ^ ^ ^ ^ ^ » « FRAME » time domain (oscilloscope mode) of 
ftamesandsuwn>n^ 3 ^ » ^ | 0 0 0 0 1 ^TOftf^vffwmfflai System Two to captuie a typical data 
j ^ ^ ^ ^ ^ % ^ pattern as shown in figure 3 below. The 
J M B | t M k M | | | ^ three different pube widths (1,2, and 3 
^ H H | ^ ^ L W m y ^ ^ ^ ^ UI) are clearly evident. This particular 
^ ^ ^ m f ^ ^ ^ L m m ^ k ^ ^ ^ ¾ ^ . view shows some overshoot and rise 
_uPreamwe_ J ~ | J ~ ~ L _ T U " - T H _ _ T L T J ~ ^ ^ ^ l J ] ^ and faU time are relatively fast. Contrast 
l . ," |RV" .1 ", _1 l , _ i | : : ^ f l . ,1 thiswiththeviewshowninfigure4 
_ . I f ( r = IMII T m n I I , I I I : : T T n I I I I I TlTu I 11 which shows increased rise and fall time 
,»^(uo«n«.^ I I I I I I I I I I I I I I I I I I I 1 I I I I I I I I l T ^ l I ‘ I ’ ‘ ‘ ‘ ‘ ‘ I ‘ I ‘ I caused by the distributed reactance of a 
J typical long cable. Note that the slower 
il7re 2 How the AES/EBU data pattern is assembled Note the three distinctive transition times give rise to base line 
»amWe patterns that identify the start of a 192 frame block, the start of a frame and the shift, that is a variance of the instantane-
frt of a sub-frame. ous DC level. The consequence of this 
. — : “^  ‘ “~"12A)6/95 16:08:03 
ied Manchester or bi-phase coding ^ '"^ 
iich has the property of not caring , ^ 
out polarity. Therefore, if a cable or | _ ^ _ _ ^ _ _ ^ ^ ^ 
itch inadvertently swaps polarity (ex- _ K ~ ~ K ^ Z ^ ~ l S l \ l \ ^ ^ \ 
ianges pins 2 and 3 on the XLR), the A « ^ p t "^^^ h ~~H 
ite is preserved intact. It ako has the | ^ M 
operty of carrying very little DC as g M _ _ ^ 
»logic transitions, on average, are J | • 2u1 , 3ui ‘ ‘ 3ui ^ 
inmetrical about the centerline. This | 
®ws the signal to pass through trans- • | | 
p 
tniers. i - ^ = 
Let'slookathowtheaudiobit ‘ ^ j \r^ [J \ ^ ^ - J \} \ ) ~~ ( " \ ) : 
«am is assembled. For convenience, j , , , , , , , , ," , , , 1 1 1 1 1 1 • • 1 1 1 1 i 1 1 I I I I I I I I I 
2’U use a new time unit called the Unit -i ‘ ‘ ‘ ’ ‘ ‘ ‘ ‘ 3 ‘ 
<terval (UI) rather than nanoseconds. ^^ ( > ^ ^ ^ . . . , . ^ ' 
IUI is the smaUest interval possible in S=igure 3. Typical AES/EBU waveform captured by System I wo uscilloscope Mode using 
e data stream. There are 128 UI's per APWIN. Note the 1, 2, and 3 Ul pulse widths. 
ime. Stated this way, a UI is inde- “~~1 5 iemss “ 
sndent of sample rate; it is 162.76 ^ ^ 
«ec at 48 kHz and 177.15 nsec at 44.1 ^ 
Hz. The UI wiU be used frequently in ‘ r H Z Z Z Z U Z Z Z Z Z Z Z X Z Z Z I Z I _ ^ 
escribing parameters of the digital «~" j “ ^^^^^^^^  Z Z Z Z Z Z Z Z I 
AU data pukes are either one or two | | \ / \ L \ / 1 / f~\~~f f" 
J in duration with the exception of the , | ] 1 | \ M L U 1 
ceamble which contains three-UI-wide | i~~pTUr\ f 3u1 3 u 1 ^ W 1 \ \ L 
ukes. The 3-UI preamble is distinctive u • 1~~ \ ~~V \ \ \ W \ 
1 order to establish synchronization • ^ h~~j V ^ j V V Y \ “ 
nd, being the lowest frequency compo- ^ b v 1 ^ ~ 
snt, is the most robust. There are three ^ 1 
9riations of the 3-UI preamble to f7^ 1 1 ^ 1 1 1 1 1 1 1 I • 1 1 ' 1 ‘ i • I I I I I I I ‘ ‘ ‘ ' ‘ ‘ ' 
niquely identify the start of sub-frame 1 ‘ • 
£ ' - ^Figure 4. AES^EBU .avetorm afterpassing - : h a typica, _ ca,le sho_ t,e 
slower rise and fall time caused by cable capacitance. 
^ I ^ AUDIOTST 




A A . For our evafilSTon, we used a com-
|A r 7 ^ r~| r~| r y ^ r ^ r A mercial signal processing device that 
/ . / I / / had both stereo analog audio imuts 
/ ^ A f[ A /1 / A A / A / and outputs and digital audio inputs ^ ^ 
/ n / / M / / A / / andoutputs.Thisallowedustoevalu-
^ ^ { ‘ / ‘ / j ateboththetransmkandreceivepaths 
- J 4 ^ h "J 1 ^——‘—— of the digital circuits and exercise all 
1 l ^ ^ ^ y I , \ \ converters. 
V \ \ \ U \ \ ]| \ \ \ \ ‘ ToquaHfyourmeasurementsetup’ 
\ V \ V V V \ y \ y we ran an FFT spectrum analysis of the 
LJ LJ^ Lj \ J U U LJ U^1 LJ LLJ LJ residual distoration and noise of the 
/
v ^ ^ ^ " ^ ^ ^ \J j V digital to analog converter of the device 
^ V / under test with System Two as the digi-
ActualAES^BUWaveform / \ Terfecf AES/EBUWaveform tal SOUrce with nO Simulatedjitted in-
# 1 jected. This indicated that the highest 
I 1 distoration components were below -80 
1 I cioseup of a portion of the data stream showing dB relative to fuIl scale. Broadband 
\ZerO"Crossing / how the waveform crosses the baseline with a ^^. .„ u^i^... inn AU ^u ,^.,;^ ^ «« ^ ^ 
\timeshift— — / slighttimeoffsetwhichtranslatesasjitter. noise was below -100 dB showing no ^ 
V ^ 1 y jitter components. See figure 7. ^ 
'' Let's start by using the digital to ana- ‘ 
m 5. An AES/EBU waveform (shown in blue) with slow rise and fall time log converter path. W e u s e d the digital 
*erimposed over the theoretical waveform with zero rise and fall time (shown in black). 
9 expanded view shows how the zero cross transitions have ~~~~ 
•n shifted along the time axis resulting in jitter on the recovered ^ — ""^ ''^'^^ 
:k signal. ^, ^1 m | 
i shifting of the zero cross point along affect an eventual • | iuLL |jjy 
t^ime axis. Since clock information is converter later in • |ij[|||||y' . j f W i | | ' I M . 
4ved from the zero cross transition, the path. : , ¾ ^ r ' w k " ^ ' ‘ '^." £ > 
i shift shows up as time variance or I \ ^ j f f T|L jjjJ^  ^ | ^ ' ‘ 
ase modulation. Figure 5 illustrates Figure 6 is a “ ^i W J ^ | |s. ..iW 1 
j point clearly. Here we have shown plot of the jitter - | ^ ¾ ^ ^ f l P 
\ actual waveform in blue superim- level versus time « \ M _ 
e^d over the theoretically perfect on an AES/EBU ‘ J111111111 111111111 111111111 111111111 111111111 
veform in black. If you look at the ex- signal. The '°° “ «c 
nded portion, the time shift is clearly AES/EBU signal L a a^  
dgnt. has had 0 . 5 UI of Figure 6. A plot of jitter versus time to identify a discrete frequency • 
sine w a v e jitter at component of the jitter. The jitter signal has been recovered from ^ 
_ y is jitter on this data stream and 5 kHz intention- ^ signal that has had a 5 kHz sinusoidaljitter signal at 
•sequently the recovered clock impor- aUy added at the 0'5Ula e • 
t? The receiving device may use the generator to iUus- " • •• 
overed clock signal to create the trate how an im- •.» 
-k for the converter used to convert pairment is • = : ~ ^ ~ 
t digital audio signed to analog. A1- carried with the : ^ Z I = = Z Z Z Z Z Z Z Z 
!Ugh there is some filtering between data. This impair-
‘interface clock and the converter ment is dearly ^ 
=k, there is not total isolation. The de- evident in this 
1 of the phase lock loop (PLL) circuit time waveform of - ^ ^ = = 
d to recover the data stream and the received sig- : ^ ^ j F Z H ZZ^ Z Z Z Z 
=kwiU determine the transfer func- naljitter.Wewill : J \ 
^ or jitter rejection capability of the show how this jit- .,„ ^ = ==-^ :=^^ 3^3^ H 3 = 
fice. Jitter on the converter dock wiU ter imbedded in . iiJmi""iliimiml"miTr;pmTmJjmiimiiimm,[|miyrn;ipTrnggM^ 
idistortion and noise to the recov- the digital bit L ^ , . ^ . ^ ~ ~ ? . . , ,^ , ^ 
daudio Even ifthe device does not stream can "leak" FFT Spectrum analysis ofno,se anddistoration residualofSystem 
uuio. c v e n ii m e a e v i c e uu« > uu and the digital to analog converter of the device under test. 
a converter bu just passes the sig- =&=iadnlfeecDv/ Thefundamentalis5kHz. The second and third harmonic products f 
‘on 'n the digital domain, it wiUstiIl audiosi^al^eco^ the converter show as spikes at 10 kHz and 15kHz. Residual ^ 
on some degree of jitter which can erea oy me u iu n "oise is below-100 dB and there are no other components showing 
converter. jitterinducedartifacts. . 
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: “ 5 ,,.22-5, and 8 kHz (5 kHz - 3 kHz and 5 kHz + 
**"*"^ 3 kHz). The magnitude of these side-
bands is approximately 60 dB below 
+: A ) | full scale. 
I .10 
^ For the next two tests, we selected 
“ band-limited random noise as the jitter 
^ signal. System Two allows control of the 
<» amount and bandwidth of the injected 
V ^ ,: signal. First, we added 0.25 UI of jitter 
70 L with a 3 kHz low pass roll off. Next we 
^ I 11 added added 1 UI of random noise 
.90 I / V with a 2 kHz roll off. Figure 9 shows the 
^^  [ y \ y^  1 I spectrum analysis of the recovered 
:1 lniTfrnfiTiTiTi~iiLmimlmT?rn1WmTlWrrmlTrrmrrrWiVnT[TnTftiTrlT?TTrnTi1 audio. The noise added to the audio by 
• 0 » '» '» m i6k m 20k the jitter is clearly evident. Again it is dear 
: that jitter injected on the data bit stream 
I Figure 8. FFTspectrum analysis of the audio output of3 digital to analog converter with shows up in the recovered audio signed. 
,ta5kHz audio signal encoded in the AES/EBU digital data stream sent to the converter. • 
9 35 nsec 3 kHz sinewave jitter signal has been added to the digital signal. This has Other Data Impairment Sources 
i produced sidebands offset from the audio signal at 2 kHz and 8 kHz at approximately -60 R e m e m b e r h o w w e showed that 
^ dB. slow rise and faU times can induce jit-
ter? And we have shown how jitter 
i domain capabilities of System Two as Our test signal was a 5 kHz sine shows up as spurious signals on the re-
.our source and the analog audio meas- wave generated by System Two in the covered audio. To show the sensitivity 
i urement capabilities to evaluate the re- digital domain. We ran three tests for of the.converters in the device under 
suits. We added both a discrete comparison. Our jitter signals were gen- test to this impairment, we set up Sys-
I frequency jitter and random noise jitter erated by System Two's data impair- tem Two's data impairment facility to 
to the AK/EBU data, sent this im- ment simulation function. For the first provide slower transmit rise and fall 
—paired signal to the digital input of the test, we injected sine wave jitter into the times. We set up a sweep to vary the 
4signal processing device, and measured digital bit stream. We used a 3 kHz sine rise/fall times from nominal (approx. 16 
the audio output from the device. We wave with an amplitude of 35 nsec (ap- nsec) to 400 nsec. We plotted this data 
•^  performed an FFT spectrum analysis to prox. 0.22 UI). Figure 8 shows the spec- impairment against THD+N of the re-
i clearly show what had been added to trum analysis of the audio. The induced covered audio at the output of the con-
the test signal. jitter has produced sidebands at 2 kHz verter. The resulting graph is shown in 
figure 10. With this particular set up, 
. THD+N starts to increase as the 
r ~~~ rise/fall times approach 80 nsec and in-
• — °~"" creases smoothly until approximately 
1 .1 • M — 
^ Audo P«cMon iaO^  »‘,*U 
•10 
- | T T T T n "7p^p| 
•ao - — 
A 
^ ._^____^__ _^__^ _ _^ «' • 'l — — — ~ - n __________ 
. 1Ulol2kHztowptss ] 
^ randQmnoto«Jitter _ ^ ^ 
^ — /1 7 _ i Z I : : ^ ^ ^ 
• T 0J5Ulof3WbtowpaM , . ^ 
.jj , — . . . / — randomnob«iM«f ^ ^ , . ^ 
. 3 _ = ^ ^ 
Jimiiill mmmlimmill_m"mlmii^ iTr7rrrninTT7i^ hifrnfeifmTMliTi^  .,3, I ^ I ^ ^_ I I I 1 ^ 1 
' “ ‘ • 10k 12k Mk • 1 2» X^ 40n son &0* 70n «> 90nlOQr* 300r* * » ^ 
Mi A£&caU *«tai Wrm fnanoMCi| 
I Rgure 9. FFT spectrum analysis of the audio signal output of a Figure 10. A plot of audio THD+N at the output of a digital to 
I (Sgital to analog converter stimulated with an AES/EBU signal analog converter versus rise and fall times of the AES/EBU 
^ that has had random jitter intentionally added. The jitter signal in data stream. The digital audio signal is 10 kHz. This graph 
I one case is random noise with a 3 kHz low pass filter. In the illustrates that in this particular situation, THD+N increases 
KSecond case, 1 UI of 2 kHz low pass filtered jitter has been proportionally as the digital rise and fall time increase above 
raGfofed. Note 'how this digital data stream jitter has been added to 100 nsecs. ‘ 
‘^e audio signal showing the correlation between digital data 
‘—airments and audio signal degradation. 
• * — , • " • — 
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Agure 11. Family of curves of audio THD+N at the output of a 
digital to analog converter versus the amplitude of broadband 
normal mode noise added to the AES/EBU digital signal at the 
input of the converter for various rise/fall times. These curves 
illustrate the combining effect of two data impairments on the 
digital data stream. For fast rise and fall times, the addition of 
broad band noise has little effect on the THD+N of the audio 
signal, contributing only about 2 dB to the distortion in this case. 
With slower rise and fall time, such as would be true with th~ 
bandwidth limitations caused by cables, increasing broad band 
Figure 12. A family of curves showing THD+N of an' audio signal 
at the output of a digital to analog converter versus jiifer-
frequency for various amounts of jitter added to the digital data 
stream. The jitter signal is a sine wave varied from 0 to 0.50 UI. 
Note that at low jitter frequencies, the jitter on the digital bit 
stream has little effect on the distortion but at approximately 6 
kHz for this particular device, the jitter can increase the THD+N • 
noise can have a significant effect of audio 
THD+N, in this case increasing the 
distortion by about 10 dB as broadband 
noise increases to approximately 2.5 Vpp. 
300 nsec. At this point, the AES/EBU re-
ceiver was unable to handle the digital 
signal. A "typical" XLR AES/EBU cable 
of about 100 meters (==300 feet) in 
length will have rise and fall times of 
about 150 nsec. 
Multi-dimension tests 
A powerful measurement technique 
varies two stimulus parameters while 
measuring a third to produce a family 
of curves. This generates a three dimen-
sion result: X versus Y versus Z. This 
presents a wealth of data in a single 
snapshot making it easy to spot trends, 
,determine safe operating areas, etc. 
The next three tests we ran are an 
j example of such tests, called nested 
I SWeeps in APWIN. For the first test, we 
~ wanted to see the effect and interaction 
f of both increased noise and increased 
riselfall time to the 0 to A converter of 
j our device under test. We added vary-
ing amounts of broadband noise to the 
~tal AESIEBU signal by sweeping the 
Injected normal-mode noise parameter 
1 and ran this sweep for five values of 
i rise and fall time while plotting audio 
ITHD+N. In this way, we can see the in-
~ teraction of these two impairments on 
the imbedded audio. Rgure 11 shows 
the family of curves that this test pro~ : 
by from 15 dB to over 30 dB. The audio stimulus source is a -
digital sine wave at a fixed frequency 0110 kHz and fixed 
amplitude of -6 dBFS. . 
--
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Figure 13. Family of curves of audio THD+N at the output of a 
digital to analog converter versus jitter frequency for various 
digital audio signal frequencies from 200 Hz to 20 kHz. Sinusoidal 
jitter swept from 50 Hz to 100 kHz at .25 VI has been added to 
the AES/EBU digital data stream that is input to the 0 to A. This 
shows that at low audio signal frequencies, the jitter contribution 
to THD+N is minimal but as the audio frequency and/or the jitter 
frequency increases, the converter THD+N is more susceptible to 
jitter. 
f]J 
duced. We can see that for fast rise/fall 
times, the induced noise has little audio 
degradation effect, adding only about 2 
dB ofTHD+N for up to 2.5 Vpp of in-
jected noise on the data stream. How-
ever, with 100 nsec of rise/fall time, 
increased noise has a more dramatic ef-
fect now showing about a 10 dB in-
crease in distortion with the same 2.5 
- Vpp increase in noise. 
For our second multi-dimension 
test, we plotted THD+N versus injected 
sinewave jitter frequency for six differ-
ent amplitude values of jitte~ (see figure 
12). These curves give us some indica-
tion of how the AES/EBU phase locked 
loop in the device under test behaves. 
At low jitter frequencies below about 
500 Hz, injected jitter has little effect on 
the imbedded audio. We see a peak in 
the distortion when the jitter is about 6 
kHz showing that the PLL has leastjit-
ter rejection at this frequency. 0.50 UI 
of sine wave jitter at 6 kHz has in-
creased distortion by about 30 dB. 
. Our third multi-dimension test plot- € 
ted audio THD+N versus injected jitter 
frequency for six values of audio fre-
I ---~. ----------------------------------------------------~~~---------------------~------~~~~---~~~~~ ~IO.TST Page 6 January 1996 Volume 11 Number 1 
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pgure 14. Digital domain distortion CTHD+N) ofan analog to Figure 15. A jitter transfer function. This is a plot of receivedjitter 
digital converter versus jitter frequency. The audio source at the amplitude versus injectedjitter frequency. This illustrates the 
input of the A to D is a 1 kHz sine wave at 0 dBu. The jitter ability of a digital domain device to rejectjiUer at its input and not 
amplitude is a 0.35 Ul sine wave that is swept form 20 Hz to 20 pass it on to its output This measurement was made by 
l(Hz. This graph shows greater susceptibility to interface jitter at connecting the AES/EBU input of the test device to System Two 
higher frequencies. with =40 nsec of sinusoidal jitter added to the output This sine 
wave is swept from 50 Hz to 100 kHz and the jitter is measured 
JQ and plotted at the output of the device under test. This particular 
device has jitter gain at 5 kHz. 
quency (see figure 13). We used 0.25 put of the DUT This illustrates how jit- with the flexible test configuration and 
UI of sine wave jitter which we swept ter from the reference input can find its data presentation features of APWIN 
from 50 Hz to 100 kHz while plotting way to the sample clock of the A to D form a powerful tool to evaluate the op-
THD+N of the recovered audio signal. converter and add distortion to the digi- eration, quantify the performance and 
We ran this sweep for six frequency val- tal audio signal. The graph shows a rise ensure compatibility of digital audio 
ues of digital audio test signal. What in THD+N at higher frequencies equipment. A digital audio interface 
athis shows is for lower audio frequen- caused by the jitter but good jitter rejec- may have marginal parameters that al-
^des injected jitter has little effect. But at tion at mid-band and lower frequencies. low operation in some appIications but 
higher audio frequencies, injected jitter ^ES/EBU Jitter Transfer ^°^ others The numerous simulated 
at mid-band frequencies can have a ^^^^f^]^ Transfer data impairment features of System 
pronounced effect. We see a peak at 8 Funct ion Two m conjunction with ite many mea -
kHz of injected sine wave jitter when A useful picture of the behavior of urement functions allow thorough evalu-
the audio frequency is 20 kHz. Here we an AES/EBU interface with injected jit- ation ofdevices to real-world situafaons. 
, s e e an increase of THD+N of over 25 tet is shown by the jitter transfer func- Th^ abiityto sweep certain parameters 
m . At lower and higher jitter frequen- tion. This is produced by plotting jitter while plotting others can clear y show 
^ , or at lower audio frequencies, amplitude of the AES/EBU output of a ^hat error margins are present in the 
there is far less contribution from the in- device versus jitter injected at the devu:e under test, 
jected jitter. With a 200 Hz sine wave, AES/EBU input of the device. It is a / ^ 0 
there is virtually no audio degradation. digital domain measurement and can il-
. , 1 ^ . .i , __^^.^ lustrate the behavior of the clock recov- _  
Analog to Digital Converter ^^ circuits of the interface. 
Measurements. 
To see the effect on the analog to We swept approximately 35 nsec of 
digital converter, we ran the test shown injected sine wave jitter over the 50 Hz 
in figure 14 Here we generated a 1 to 100 kHz range while plotting re-
kHz analog sine wave to feed to the ceived jitter amplitude. The resulting 
audio inputs of the device under test. curve shows about unity jitter gain at 5 
We then fed the AESy^BU reference in- kHz and increasing rejection at higher 
put of the DUT with the digital output and lower frequencies. Note that this 
S ^ t c ^ = = ! ? = = = p ^ ^ ^ ^ p . 
th. extern^ >;^/EBU reference We C o n c l u s i o n W M W ^ M ^ m 
A added 0.35 UI of sine wave jitter to the • . 2 ^ 1 ^ ^ -
Sdigital data stream and swept the jitter The comprehensive analog and digi- ^ 1 ^ ^ ¾ ¾ ^ ^ % ¾ ¾ -
frequency from 20 Hz to 20 kHz while tal domaingenerationandmeasure- m m m m m ^ ^ B $ 
plotting THD+N at the AES/EBU out- ment capability of System Two coupled : ¾ ¾ ¾ ¾ ¾ ¾ ¾ ^ ^ ^ ; 
• — — panp7 “ AUDIO.TST 
jgnuary 1996 Volume 11 Number 1 
“ » ' . 
.. 
':A. 
^ / • ^ 
f _ ^ 
£ B s S T S L I A E S / E B U l n t e r f i ^ 
- Semiconductor Corporation 
Application Note 
Overview of Digital Audio Interface Data Structures 
Clif Sanchez & Roger Taylor 
A M^ r=»^ "' 
r\ ^ ^ ^ ^ ^ . i^-^-
^^—^*#—•— J^^^W "“™ ‘ -"^-^-M^-^^y^^^p^- • I •• • M-^-J^^^^^H^U- i^^ -^- i^^ ;^. W • _fc W_ ,._W"-,>W<"W, MV>*MWHMiHHPHHHH^H^^BaiHHM^^^^ ^^^WWWH^^^^ _^*V^^^^ H^ MHMW MH«H H^ B^ ^^MM 
/kbi |t I lF |t: 4 j =^ $^ ri)a-ts4L.SB Audio Data MSB V U C P 
\^ \y yi'— — — _• ^^  —— , I ^  ^^ _—«^ >^ : — : . ^ -.•... 
L ^ M ^ ^ M ^ L ^ ^ _ ^ ^ H B M ^ k M M i 1 ^ — I ^ ^ B I ^ H | > M ^ B W B | ^ ^ ^ _ * ^ » » ^ — — ^ M M M M « — ^ ^ ^ — — ^ ^ i ^ » ^ ^ i ^ • _ • _ • I • 1. I • « ^ . I »»- I I _ _ ••- _• • II l | ^ ^ — — ^ — — — — M — — — — — — ^ — — ^ M ^ — — — — ^ ^ ^ ^ ^ ^ — J — ^ M j ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ 
€> L e i i ^ 2 3 ^ ^ <#1|f> 
‘ , •". — •- ’^U>^  ./. . ' 
‘ • » •‘ -
The following information is provided for conven- control information is transmitted as one bit per M^ 
ience, but by no means constitutes the entire sample and accumulates in a block structure. The ®® 
specification. Also included is information from data is biphase encoded, which enables the re-
the DEC 958 and the new AES3-199x and TC84 ceiver to extract a clock from the data. Coding 
documents. The AES3-199x and TC84 documents violations, defined as preambles, are used to iden-
have not received approval as of the printing of tify sample and block boundaries, 
this data sheet. To guarantee conformance, a copy 
of the actual specification should be obtained from Frames Sub-frames and Blocks 
the Audio Engineering Society or ANSI (ANSI „ audio sample is placed in a structure known as 
S4.40-1985) for the AES3 document, and the In- ^ sub-frame. The sub-frame, shown in Figure 1’ 
temational Electrotechnical Commission for the ^ s i s t s of 4 bits of preamble, 4 bits of auxiliary 
IEC 958 document. data, 20 bits of audio data, 3 bits called validity, 
^ . „ user, and channel status, and a parity bit. The pre-
The AES/EBU interface is a means for senaIly com- &mble contains biphase coding violations and 
municating digital audio data through a single identifies the start of a sub-frame. The audio sam-
transmission Une. It provides two channels for audio ^^^ word length can vary up to 24 bits and is 
data’ a method for communicatmg control mfoi^- ^ansmitted LSB first. If the word length is greater 
tion’ and some error detection capabilities. The han 20 bits the sample occupies both the audio 
MMB^ H^HHMMHHMMH^^^ M^MM^M^MIW^MHHMMMHHMaHIMHM^MIMHnHMH^MHnHaMMMIM^MmMM^ M^HnH^Mn^Ml^ n^HI^^^MMMMMmHnWMIMMMaHMHMMH^MHMMMa 
Crystal Semiconductor Corporation MAR 92 
R0. Box 17847, Austin, TX 78760 AN22REV1 




i ^ S ^ S J ^ S S 7 S m AES/EBU Interface 
• • • • • • • • • • • • • • • • • • n H n n n n n g H n w n H M n B n n H n n n B M H M H w n B n H n n n M a e B n H H n w w 
’ 
"* — Sub-frame ^ 
bit 0 ^ 1_^ 27 28 29 30 31 
Preambie Aux Data ! LSB Audio Data MSB V U C P 
Validity “ “ ” 
User Data 
Channel Status Data 
Parity Bit 
Figure 1. Sub-frame Format 
Preambles 
e ^ n r ^ - ^ ^ ^ ^ ^ ^ ^ " ^ n n C 
S X| Channel A |Y| Channel B | z | Channel A |Y| Channel B | x | Channel A |Y[ Channel B | x | S 
Sub-frame Sub-frame 
^ ^ ^ 
^ Frame 191 ^ Frame 0 * j< Frame 1 • 
< Start of Channel Status Block 
Figure 2. Frame/Block Format 
and auxiliary data fields. If it is 20 bits or less, Modulation and Preambles 
the auxiliary field can bc-used for other applica- ^^^ ^ata is transmitted with biphase-mark en-“ 
tions such as voice. The parity bit generates even coding to minimize the DC component and to 
parity and can detect an odd number oftransn^s- allow clock recovery from the data. As illus-
sion errors in the sub-frame. The yalidity bit, trated in Figure 3 the l 's in the data have 
when low, indicates the audio sample is fit for transitions in the center, and the 0's do not, after 
conversion to analog. The user and channel biphase-mark encoding. Also, the biphase-mark 
status bits are sent once per sample and, when ^ata switches polarity at every data bit boundary. 
accumulated over a number of samples, defme a g^^^^ the value of the data bit is determined by 
block of data. The user bit channel is undefined whether their is a transition in the center of the 
and available to the user for any purpose The bit the actual polarity of the signal is irrelevant, 
channel status bit conveys, over an entire block, ‘ 
important information about the audio data and ^ach sub-frame starts with a preamble. This al-
transmission link. Each of the two audio chan- !ows a receiver to lock on to the data within one 
nels has its own channel status data with a block sub-frame. There are three defined preambles: 
structure that repeats every 192 samples. 
As shown in Figure 2 two consecutive sub- ( times folate) I j 1 | I j I j I I I j ,. 
frames are defined as a frame, containing 
channels A and B, and 192 frames define a :~!~l ° : ° ° ^ ^ : 
block. The preambles that identify the start of a Data , . : • 
sub-frame are different for each of the two chan- : : 
nels with another unique one identifying the Biphase-Mark n ~ ~ ~ ~ Fj 
beginning o fa channel status block. Data ]1^’ ^ ^ ^ i ^^ . ^ 
I . • -
Figure 3. Biphase-Mark Encoding 
7 ^ AN22RE^ 
- T ' 
:¾: 
r— 




' . Biphase Patterns Gh3on6l .1 ^ ‘ o '1 0 ' 
• "“^ 11100010 or 00011101 Ch.A Preamble X ~ ~ ^ ‘ M _ 
~ 11100100 or 00011011 Ch.B ‘ ~ ~ ‘ \ 
5 , ^ 11101000 or 000101??" Ch.A &C.S.BIockStart 1 1 :1 0:0 1 0 0 
••‘ Preamble Y 
. •_• I I L_^—» 
- Table 1. Preambles 
1 1 ,1 0 , 1 0 , 0 0 , 
- o n e for each channel and one to indicate the be- Preamble Z 
,' -I .J l.__ l ^ _ ^ _ . . _ 
ginning of a channel status block (which is also 
channel A). ,To distinguish the preambles from Figure4. Preamble Forms 
‘ arbitrary data patterns, the preambles contain 
two biphase-mark violations. Biphase-mark data data. Each preamble shown in Figure 4 has two 
is required to transition at every bit period, but bit boundaries with no transition, which enables 
“ e a c h preamble violates that requirement twice. In the receiver to recognize the data as a preamble. 
..1 Figure 3 each bit boundary, indicated by the Table 1 lists the preamble biphase-mark data pat-
dashed lines, contains a transition in the biphase 
block 
byte/bit bit 
— • ^ 0 1 i 2 3 4 5 6 7 j 
0 ~ ~ • PRO=1 I Audio Emphasis | Lock | Fs 7 
'~ 1 ——^ Channel Mode | User Bit Management ~ 15 
- 2 ——• AUXUse- ‘ - - 'Word Length Reserved 23 
3 ——• Reserved 31 
4 -——• Reference Reserved 39 
5 ——^ Reserved 47 
JZ 
p n ^ ‘ |55 
7 ——• Alphanumeric channel origin data ^ ^ , ^ 
i ~ " ^ Q 
^ 
9 ~ ~ • 
V 
~ " • 87 
11 — • Alphanumeric channel destination data 
~~• -
13 ~ ~ • 
^ , 
U . ^ 119 
T T ^ Local sample address code 
1 o "^ 
16 — • (32-bit binary) 
- 17 ~ ~ • 
V ^ _ _ _ _ _ 
18 ~ ~ • 151 
. - ^ — — ^ Time of day code 
20 ~ " • . (32-bit binary) 
21 " " • 
I ^ Z Z = = = = ^ = = = ^ 
[ i ^ ~ ~ • Reserved Reliability flags |183. j 
1 ^ _ ^ I Cyclic redundancy check character 1191 
: Figure 5. Professional Channel Status Block Structure 
AN22REV1 “ ^ i 
^ ^ ^ ^ _ _ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ 
i ^ ^ s S Y S i m AES/EBU Interface 
tems and what each designates. Since biphase- Channel Status Block - Professional Format 
mark encoding is not polarity conscious, both ,Setting the first bit of channel status high desig-
phases are shown in the table. Preambles "X" nates the professional or broadcast format. The 
and ,_Y" indicate a sub-frame containing chan- channel status block structure for the profes-
nels A and B respectively. Preamble "Z" replaces sional format is illustrated in Figure 5 and shows 
preamble "X" once every 192 frames to indicate bit 0 of byte 0, PRO, to contain a one. Tables 2 
the start of a channel status block. and 3 list the bits in each byte and their mean-
ing. The areas designated "reserved" in the 
There are two channel status blocks, one for figures and tables, are currently not specified and 
channel A and one for channel B. Since there are ^ust be set to 0 when transmitting. Most of the 
192 frames in a block, each channel has a chan- professional format data was obtained from the 
nel status block 192 bits long. These AES3-1985 document, and information from 
192 channel status bits in a block can be - AES3-199x. Since the AES specification is cur-
ranged as 24 bytes. The blocks have one of two rently being updated, the accuracy of this data is 
formats, professional or consumer. The first bit not guaranteed, 
of the channel status block defines the format 
with 0 indicating consumer and 1 indicating pro-
fessional. 
_ BYTEO g n E 1 — 
bit 0 PRO = 1 - • ~" bits 0 1 2 3 Cil_l^/1^^d: — 
…•―…o"•— • •-[^nsumir'use of^^n^^^ •'— • —_—0•0 0' 0 Mode not indicated. Receiver default 
to 2-channel mode. Manual override 
1 Professional use of channel status block enabled 1 
bit 1 __ — Audio 0 0 0 1 Two-channels. Man. override disabled 
7 - 0 ^ » 0 J l g . r . — A — - 0 0 1 0 Single channel. Man. override disabled 
] Non-Audio 0 0 1 1 Primary/Secondary (Ch. A is primary). 
bits 2 3 4 Encodedaudiosignalem^hasis Manualoverridedisablecl 
—-™ 0 Emphasis not indicated. Receiver o 1 0 0 Stereophonic. (Ch. A is left) 
defaults to no emphasis with manual Manual override disabled. 
.....o.v.?.r"i?_?...?.n.a.b.led i o 1 Reserved for user defined applications 
1 0 0 None.Rec.manualoverridedisabled i f o Reservedforuserdefinedapplications 
1 1 0 ..59/15...^:..5ec:...m nual overridedisabl d ^ ^ i 1 v^ctortobytelReserved 
1 1 1 CCITT J.17 . Rec. man. override disabled x X X x| An other s i^s of bits O_3 are reservedL 
X X X ^ t h e r states of bits 2-4 are reserved .^^ ^ 4 5 g 7 User bits management _ ............. 
bit 5 ^ l^..?°^ !?f.-?.?.[I^ Pl®.?.-^ ^^^^^^ ………-""""""cTcr5^ &f D^^uii, ncrijser info indicated — 
0 . i : # e d : @ f a . # 0 0 0 1 192 bit block structure 
1 Unlocked Preamble 'Z' starts block 
bits 6 7 Fs: Sample Frequency 0 0 1 0 Reserved , . 
- - - Not indicated. Receiver default to 48 kHz 0 1 1 User defined application 
.....ani.Tanual override or ^ t o set enab^ ^^  X x x x| All other states of bits 4-7 are r e s e ^ ^ 
0 1 48 kHz. Man. override or auto disabled • 
- * 
1 0 44.1 kHz. Man. override o r a u t o disabled 
1 1 32 kHz. Man. override or auto disabled 











- - ; S7SZ^ AES/EBU Interface 
BYTE2 ~ BYTES 6 - 9 “ 
bits 0 1 2 AUX: Use of auxiliary sample bits Alphanumeric channel origin data 
0 0 0 Not defined. Maximum audio word length 7-bit ISO 646 (ASC!I) data with odd parity bit. First char-
's 20 bits acter in message is byte 6. LSB's are transmitted first. 
0 0 1 Used for main audio. Maximum audio 
word length is 24 bits BYTES 10 - 1 3 
• 0 1 0 Single coordination signal. Max. audio Alphanumeric channel destination data ‘ ~ ~ ~ 
word length is 20 bits ..- - . . - ••••"• 
- 7-bit ISO 646 (ASCII) data with odd parity bit. First char-
0 1 1 U?er . n+ed a^ication acter in message is byte 10. LSB's are transmitted first. 
X X X All other states of bits 0-2 are reserved 
bits Source word length BYTES 14 - 1 7 
3 4 5 Max. audio based on bits 0-2 above — 
......... Local sample address code (32-bit binary) 
Max audio 24 bits Max audio 20 bits 
- Value is of first sample of current block. LSBs are trans-
0 0 0 Not Indicated Not Indicated (default) mitted first. 
0 0 1 23 bits 19 bits 
0 1 0 22 bits 18 bits BYTES18 -21 — 
0 1 1 21 bits 17 bits Time-of-day sample address code (32-bit binary) 
1 0 0 20 bits 16 bits Value is of first sample of current block. LSBs are trans-
mitted first. 
1 0 1 24 bits 20 bits — 
• • " -'•' 
X X X I All other states of bits 3-5 are reserved | BYTE 2 2 ~ ‘ 
b'ts 6 7 bits 0 1 2 3 ~ ~ : “ 
X X Reserved ^ . . . ^ - ^ . . ^ . ^ ^ ^ ^ ^ - - . — — -
bit 4 Channel status bytes 0 to 5 
BYTE 3 p , . . , 
0 Reliable 
bits 0 - 7 _ _ Vectored target byte 1 Unreliable E M 
XXXXXXX Reserved " ~ — B H 
bit 5 Channel status bytes 6 to 13 ^ ^ ^ ^ 
- 0 Reliable 
BYTE 4 
1 Unreliable 
bits Digital audio reference signal : : 
0 1 perAES11-1990 bit 6 Channel status b^es 14 to 17 
0 0 Not reference signal (default) 0 ...Reliable 
0 1 Grade 1 reference signal Unreliable 
1 0 Grade 2 reference signal ._^I.....L Channel status bytes 18 to 21 
1 1 .Reserved Reliable 
j i ts 2-7 1 Unreliable -
~^XXXXXX Reserved 
BYTE 23 
BYTE 5 CRCC: Cyclic redundancy check character 
" ^ ~ ~ ~ I CRCC for channel status data block that uses bytes 0 to 
- "....— 22 inclusive. Generating polynomial is 
L XXXXXXX Reserved G(x) = X® + X^ + X=^  + X^ + 1 • 
with an initial state of all ones. 
Table 3. Professional Channel Status Bytes 2-23 
AN22REV1 7-51 
- - ^ *w 
*. • 
^ ^ S S T ^ L AES/EBU Interface 
Channel Status Block - Consumer Format ,bits 3-5 are redefined (see Table 4 byte 0). 
, • .Bits 6 and 7 of byte 0 define the mode, and only 
Setting the first bit of channel status low desig- ^^^ mode is presently defined, mode = 00. This 
n.ates the consumer format. The channel s^tus ^ode defines the next three bytes as listed in 
block structure for the consumer format is illus- p . ^ 6. Most of byte 1 defines the category 
trated in Figure 6 with the bit descriptions m code. The first 3 to 5 bits define the general 
Tables 4 and 5. All areas listed as "reserved category. Under the laser-optical category is 
must be transmitted as a 0. The data for this for- compact disk (cat. code 1000000). This format 
mat was obtained from the ELU CP-340 and th= defines some of the U channel bits and the CD 
IEC 958 with some i n f o r m a t i o n f r o m TC84 s^code port. More information can be obtained 
which is a proposed amendment to 958 and ^ m the CP-340 or 958 documents, 
has not received approval yet. As with the pro-
fessional format since this format is currently Currently the standards committees are trying to 
changing the accuracy of the data listed cannot define a minimum implementation as well as 
be guaranteed. ievels of implementation of channel status data. 
In the consumer format, bit 0 must be 0. If bit 1 scheme for providing copy protection is also 
is set to 1 defining the data as non-audio then currently being developed. It includes knowing 
block 
. . T i L | 0 . I 1 K © 1 @ I 4 I 5 6 I 7 bf 
^ _ i > | P R O = 0 I Audio I Copy | Emphasis • | Mode 7 
~ „ CategorV Code ‘ ^ '^ 15 
0 ~ Y ~ - ~ " Source Num. Channel Num. — 23 
^ _ ^ Fs Clock Acc. I Reserved 31 
i n _ | |39 
I ~~^ 
6 ——• Reserved 
I ~~^ 
o [ ~ ~ - -
o ^ ~~- -
W ~ • 
~"^ 
~^^ 
W ~ ^ 
~ ~ ^ 
0 " “ ^ -
W ~~^ 
W ~~^ • 
W ~ ^ 
T9 ~~^ 
. 
~ ^ • 
^——• 
• 1 . : - Il91 





f S m S Z S ^ SfSSm AES/EBU Interface 
I —-…… 
' BYTEO ~ BYTE 1 — 
f bit 0 PRO = 0 (consumer) bits 0 1 2 3 4 5 6 Category Code 
f 0 Consumer use of channel status block 0 0 0 0 0 0 0 General 
1 Professional'use"of"channel status block * ° ° 1 Experimental 
- ^ " = X X X Reserved 
bit 1 Audio 
‘ * 0 0 0 1 X X X Solid state memory 
0^^ • •« A .!• » 
UIQII3i Audio 
•L - * 0 0 1 X X X X Broadcast recep. of digital audio 
1 Non-audio 
• — ‘ 0 1 0 X X X X Digital/digital converters 
^ bit 2 Copy / Copyright “ 
- r r r T T n * 0 1 1 0 0 X X A/D converters w/o copyright 
- 0 ...^oPy '"h'b'ted /copynght asserted * i XXA/Dconvertersw/copyright 
1 Copy permitted / copyright not asserted (using Copy and L bits) 
bits 3 4 5 Pre-emphasis - if bit 1 is 0 (dig. audio) * 0 1 1 1 X X X Broadcast recep. of digital audio 
“ 0 0 0 None - 2 channel audio 1 0 0 X X X X Laser-optical 
- 1 0 0 50/15 |i^ s - 2 channel audio * 1 0 1 X X X X Musical Instruments, mics, etc. 
0 1 0 Reserved - 2 channel audio 1 1 0 X X X X Magnetic tape or disk 
1 1 0 Reserved - 2 channel audio 1 1 1 X X X X Reserved 
X X 1 Reserved - 4 channel audio bit 7 L: Generation Status. 
bits 3 4 5 if bit 1 is 1 (non-audio) Oniy category codes: 001XXXX, 
Q-Q |-Digital data 0111XXX, .100XXXX … 
X X X All other states of bits 3-5 are reserved * 0 ...Original/Comm—^^^^^ 
bits 6 7 Mode * 1 No indication or 1st generation or higher 
0 0 Mode 0 (defines bytes 1-3) All other category^ c^ 
X X All other states of bits 6-7 are reserved * 0 No indication or 1st generation or higher 
* 1 Originab^Commercially pre-recorded data ^ ^ ^ ^ 
The subgroups under the category code groups listed | ^ H 
BYTE 1 - Category Code 001 above are described in tables below. Those not listed 
are 
bits 3 4 5 6 Broadcast reception of digital audio reserved 
0 0 0 0 .....d?P-?..^ . — - - The Copy and L bitS" form a copy protection scheme for 
* 0 0 1 1 United States original works. Further explanations can be found in the 
* 1 0 0 0 Europe proposed amendment (TC84) to IEC-958. 
* 0 0 0 1 Electronic software delivery 
;: L X X X x | All other states are reserved BYTE 1 - Category Code 010 
1 bits 3 4 5 6 Digital/digital conv. & signal processing 
^ . ~ .——. 1-.~~~ - ——-•••-• 
I . “ 0 0 0 0 PCM encoder/decoder 
\ _ BYTE 1 - Category Code 100 * o 0 1 0 Di^al 'sound sam — 
f \ j i ts 3 4 5 6 Laser Optical * „ 1 0 0 Digital signal mixer 
jjt-. — 
I 0 0 0 0 . i E : corn|;^ @J;)le v^ ith lE^908_ * -^  ^ o 0 Sample-^ate converter 
k * 1 0 0 0 CD - not comp. with IEC-908 ‘ x X X X A l l o t h e r ^ s a r e reserved. 
I (magneto-optical) — 
.. . ‘ . 
I |__ X X X x | All other states are reserved 
r Table 4. Consumer Channel Status Bytes 0 and 1 
I AN22REV1 “ ~ ^ 
” . 
i 
^ ^ s S T s i L AES/EBU Interface 
BYTE1-CategoryCode101 BYTE 1 - Category Code 110 
bits 3 4 5 6 Musical Instruments, mics. etc. bits 3 4 5 6 Magnetic tape or disk 
* 0 0 0 0l Synthesizer 0 0 0 0 DAT 
* 1 0 0 0 Microphone * 1 0 0 .....? 1 — 1 . — . . 0 5 
X X X x l A" othe s “ s a;e rese ed X X X x | A l l o t h e r s t a t e s a r e reserved 
BYTE2 
BYTE3 
bit 0 1 2 3 Source Number “ 
...-.....—....... . bits 0 1 2 3 Fs: Sample Frequency — 
0 0 0 0 Unspecified .„?. ........._....... -
0 0 0 0 44.1 kHz 
1 0 0 0 1 
n 1 n n P 0 1 0 0 48 kHz 
U I U U c. “ - -.....- •••• 
1 1 0 0 3 1 1 0 0 32 kHz 
0 0 1 0 4 to , 
0 1 1 1 14 (binary - 0 is LSB, 3 is MSB) X X X X All other states of bits 0-3 are reserved 
1 1 1 1 15 bits 4 5 Clock Accuracy 
bit 4 5 6 7 Channel Number ^ Levell l,±1000 ppm(default> 
0 0 0 0 Unspecified 0 1 Level III, variable pitch 
1 0 0 0 A (Left in 2 channel format) 1 Level I, ±50 ppm - high accuracy 
0 1 0 0 B (Right in 2 channel format) 
1 1 0 0 Cto 1 1 Reserved 
0 1 1 N (binary - 4 is LSB, 7 is MSD - &jts 6 7 
1 1 1 11 0 ^ ^Tx Reserved 
BYTES 4 - 23 
Reserved 
* - Data from draft of E C 958 proposed amendment (from TC84). Has not received approval yet. 
Table 5. Consumer Channel Status Bytes 1-23 
the category code and then utilizing the Copy The L bit de termineswhether the source i s ^ 
L bf t sTo determine if a copy should be aI- onginal (or prerecorded) work, or is a copy o^an 
o w e d S g = process ing of data should pass original work ( 7 / : 0 8& 
SSS2SS^ ESS3-S.-
sources should be passed through. If the copy bit (1000000) and the 
= &: £3 -
S = e 3 .S — . 
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I Semiconductor Corporation 
I Digital Audio Interface Receiver 
•^ , ""**"****""*"""*^ """""""^ **l"""""^ ""ll"l"lll"l"l"^ l"""""""""^ WMHMnMMHMHMII^ HH^ ^^ HH^ M^M^ H^ Ha^ M^ HMMM^ M^ HMa^ B^ M^ ^^ ^^ ^^ M^MHMMMMMHM^ HH^ MMIHaMM^ M 
—• I I 
i Features General Description: 
•“ The CS8411/12 are monolithic CMOS devices which re-
I • Monoli thic C M O S Receiver ceive and decode audio data according to the 
^ i ! AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340 interface 
• Low-Jitter, On-Chip Clock Recovery standard The CS8411/12 receive data from a trans-
1 o r o ‘ . , , n . mission line, recover the clock and synchronization 
^ 256XhS Uutput Clock Provided signals, and de-multiplex the audio and digital data. Dif-
M ferentialorsingleendedinputscanbedecoded. 
t _Supports:AES/EBU,IEC 958, .^ _o^,, . ,. ., .• 
^ c/Dnici 0 CIA I r^n o/in The CS8411 has a configurable internal buffer memory, 
0 / r U l h , & b l A J O K - d 4 U ‘ read via a parallel port, which may be used to buffer 
•- Professional and Consumer Formats channel status, auxiliary data, and/or user data. 
•. 'I j , • • • V , . • • * - . . . • • ‘ I - t , . . , . , • ‘ j 
f A Pv+wr^oU/^^ Crrr^r D^r^^r+!r^r<i The CS8412 de-multiplexes the channel, user, and va-f t x i ^ s i v e t r ro r nepomng . • lidity data directly to serial output pins with dedicated 
Repeat Last Sample on Error Option output pins for the most important channei status bits. , 
i . . • , . • , 
: On-dhip RS422 Line Receiver . ORDERlNG INFORMATION: page 5-67 E S r t i i 
- ^ ^ ,. .,> o « . . /rxoo^H^x TABLEOFCONTENTS: page 5-68 U i B P ^ 
• Configurable Buffer Memory (CS8411) , ^ . ‘ 
- . ( 
‘ 1 
, , I i 1 , , • • “
’ V D + D G N D VA+ FILT AGND MCK | 
CS8411 P f " ^ " ^ 2 t20 [21 ^ _ ^ 1 9 ——~1 26 4sDATA 1 
. ,, ‘ . , ^ ' f ° < ~ ~ ^ ^ 4 SCK I 
. . I , 1 S e ^ P o ^ ^ ^ 1 FSYNC i 
i RXP 9 J . H ~ " ^ k J r ~ ~ H — — ^ A4/FCK , ‘ 
H X P < j ^ ~ • RS422 ^ C l o c k & D a t a - ^ n , , 4 | j 
i R X N L ^ Receiver Recove^ ~ ~ ^ _ x _ _ < " ^ A 3 - A 0 I 
, Buffer < - ^ " - ^ D 7 . D 0 
( * I 
: ‘ Memory 4 24 I ^ 
‘ IEnab|e&Status «0 I — 
4 L ^ ^ R D W R 
l| • ^ _ J ^ I 
: : i ERF. . . i N T . ‘ : , : , . 
V D + D G N D VA+ FILT AGND MCK M3 M2 M1 MO 
i r-~Q iO c 'C 9 0 C>-^ >-c>-^ ' . ‘ :_ .'•. 
ds8412 ^ Ts ]22 "20 21 =19 17|i8|24j23 , 
,. - • ... •.,.'.. , , , , , , / , 
• : . ~ ~ n — » 4 SDATA 
, .... . Audio , .: 12J scK •‘ 
f .| , , 9 .1 _ H " “ ^ ~ ~ S _ 1 3 . ~ ~ j ^ FSYNC 
1 i f ^ o R S 4 2 2 _ Clock&Data — D e . _ ‘ . ' | 
t , , R X N ( J - ^ Receiver Becovety . , •- .,,. 
1 ‘ 1 ^ ^ ‘ •‘ ^ “ " • M c 
^ '‘ ‘ L i > Registers 1 ^ ^ | U 
;- ~~Mux~«< • Mux - 4 ^ yERF ... 
| j ‘'.. • . ."•. . . ^ —. • • , • ‘. j 
L ‘ 13 16 . ,6 .5 ’ , 4 w3 . . 2 , 2 7 , , 2 5 " 1 5 • 
S" . ' '*• ^ ^ I 
‘ ‘ j CS12/ SEL CO/ Ca/ Cb/ Cc/ Cd/ Ce/ EBF CBL . , / • 
, i FCK E0 E1 E2 F0 F1 F2 ’• '• ‘ … ‘ 
.. , ‘ . ,‘ .- > . 
^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^^ ^MB^ M^^ Ha^ MM^^ HI^ Ma^ HWMIB^ HMMa^ MMI^ MHMMMMMWMM^^ ^MM^^ ^M^^ ^M^MMI^ MMMnMMMMWMMa 
rt r .i r> _/ . / r . ^ * ^ „ This document contains information for a new product. Crystal , : 
Preliminary Product Information semiconductor reserves the right to modify this product without notice. 
Crystal Semiconductor Corporation , , ’ ‘ " N O V '93 
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I: Digital audio Interface Receiver 
(DIR2) 
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o u T L m i i 
Th'e YM3436D(DIR2) receives and demodulates the digital audio interface format signals, conform-
mg with the EIAJ CP-340 or AES/EBU. Comparing to the YM3623B(DIR),_external synchroniza- ^ 
tion and error processing functions are further improved and it is made applicable more widely by 
using ,the channel status and U3er data outputs. 
I ‘ ( 
• FEATURES ( 
\ -
• Capable to accept the A/D input and asynchronous input as well as the digitaI- audio interface 
I ‘ — • — , 
signal input. , 
• As a phase comparator and VCO are buiIt in. a PLL circuit synchronized with the extemal input 
'can be formed easily (fs = 32kHz-43kHz) 
« Capable to demodulate the digital audio interface signal and output 24-bit 2-channel audio data 
and cori|trol data. 
• |As a clock master, it suppUes various kinds of clock signals to the other LSIs. 
• iThe built-in asynchronous buffer enables the output phase to be retained even on clock switch-
img. Also capable of easy interface between the equipments where fuU synchronization is im-
possible such as when several digital audio interface signals are received simultaneously. 
• Detects transmission errors and reception errors and executes error processing of data hold and 
""-^ — 
muting. ‘ I 
• Executes decoding and output of the vaHditv flag, channel status, user data as control data. 
Especially, the channel status conforms with both Consumer use and Professional use formats. 
I.Also. information can be read out microprocessor interface. 
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^ | H H B U L T R A A N A L O G , i N c . | 
tBiBBij|m[J^^^jBBIH| — Advancing the Analog Art. ^ | 
! W H B H M i i i i i — _ i i i _ _ i m _ i _ i M W B M _ i i _ _ M J 
, J 8 M i H B ^ ^ j f i f j f f f W B H H ^ ^ ^ H H I H ^ ^ H 
-'UHifl i l f f l f f ryy ;^ rRT^*f tMSBHB 
!^SHR2AS2^j^U^UkHj|iABB^^^^HH^| 
i i i M B i p m AES20/AES21 
8BtiiPSiB|9^1±i-JI Ultra-LowJitter 
fUmUBlli™™* AES/EBUReceiver 
< ^ i m ^ 
lvision 2. see Note4, page 5. ‘ 
I 
4 wgmgm^m^mag^mggggggg/n^^^HgF^''^^ 
^ F63tUf6S |L the AES20/AES21 provides the fol- between this signal a n d a perfectly 
H _ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ J | lowing functions: timed signal with the same frequency 
raiiiilimilTli I mmm - da ta extraction, and average phase. 
• 1 kHz jitter attenuation control and user bits extraction, This definition can be modified to 
corner frequency actual incoming frequency include only the signal edges actually 
• AES/EBU and S/PDIF measurement. cont r ibu^g to the system per|or-
formats ’ ‘ -er ror detection and reporting. mance. For an 8 times oversampling | 
• ,ntprn.i ,hw iittPr H fiin fion — 'ow jitter cIock generation and p/A converter for example it would 
• Internal lpw-jitter D flip-tlop e eVieration be the clock edges causing the ana-
• I r . ^ c ' l T ' f + d ln addil!on, IheAES20 has imped- '^^^^P v o _ e to change. 
(AES 20 only) I ance matched, transformer isolated The j.t er .s a sequence of t.me. 
. 1 6 . 18. 20 and 24 bit data inputs for both AES and S/PDIF sig- error values. Like for any such 
output fo'rmats nals. therefore reducing the number sequence a spectrum can be com- I 
• 28 to 55 kHz s a m p _ of required externa, components. ^ ! = = ! = J S i m S ^ h I 
^ J ! ! ! ; _ _ _ ^ N e c e s s i t y f o r L o w ^ i t t e r = ^ ^ 
tlacnrinfinn C l o c k R e c o v e r y over-sampling D/A converter, for 
V d S C n p i l O n any system using a receiver, the 'instance, the conversion error signal 
.The UltraAnalog AES20/AES21 is recovered clock is going to be used caused by the clock jitter can be 
:complete AES/EBU and S/PDIF as the master clock for a D/A con- shown to be made of pulses, each, 
^eiver It is designed to provide the verter or an A/D converter. It is nec- equal to the product of a clock edge 
e^r performar^ce required by today's essary for this master clock to have timing error by the voltage change 
ih-resolution digital-to-analog and as little jitter as possible. The jitter of associated with this clock edge. (See 
iaIog-to-digital converters, perfor- a repetitive signal, such as a clock, Rg. 1 •) The resulting train of pulses is 
ance not yetlpossibie in monolithic can be defined as follows: then filtered by the low-pass filters 
fcuits In a 2 05" t x 1 65" W x 0.46" H The jitter of a repetitive signal is the and the rest of the chain to produce 
k X 41 X 12 mm) sh ie lded module . sequence of the timing di f ferences an audible signal. (See Note 1 below.*) 
1 - L 
#. I — — - : • 
*NOTE 1. ‘ In the time domain, the pulses have the following value: • ‘ 
. u(kT) = [v(kT) - v((k-1)T)] p(kT) with: V(kT) = DAC voltage at time kT , ‘ 
, p (kT) = timing error at time kT , 
, In the frequency domain, the pulse spectrum is: : 
' !U(co) Y u ( k T ) e-i(,)kT = ^ I _ I X(co) P(co-o3,) do3, 
I I k=— T with: X(co) = Fourier transform of V(kT) - V({k - 1 )T) 
1' 1 p(co) = Fourier transform of p(kT) : I . 
;<r- , 
4 I I . 
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Semiconductor Corporation 
- ^ _ _ ^ ^ ^ _ _ _ _ _ ^ _ _ — -
i Digital Audio Interface Transmitter 
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^ *^^ *^ "^ *^•^ "•***^ **••••*•****•••••^ ^ •^•^ *••^ •^••••••*•**•*•••*•••*^ •^•!•••••*!•!•MIW . 
Features General Description 
K;!>^^^i:+u:I rv .* I A I 4. r The CS8401/2A are monolithic CMOS devices which 
• M(pn0llthi9 Digital AudlO Interface encode and transmit audio data according to the 
T r a n s m i t t e r AES/EBU, IEC 958, S/PDIF, & EIAJ CP-340 interface 
* • c,l^ K /^^ r4o. ACC/CDI I 1 nco standards. The CS8401/2A accept audio and digital 
b y P g ? r ^ ^ ? ; : * ^ b ^ P y j J « ^ S ^ i ^ b 8 data, which is then multiplexed, encoded and driven 
b / H L M t , & t l A J O P - 3 4 0 onto a cable. The audio serial port is double buffered 
! Professional and Consumer Formats and capable of supporting a wide variety of formats. 
• Host Mode and Stand Alone Modes ^he CS8401A has a configurable internal buffer mem-
ory, loaded via a parallel port, which may be used to 
• Generate3 CRC Codes and Parity Bits buffer channel status, auxiliary data, and/or user data. 
• O n - C h i p R S 4 2 2 Line Driver The CS8402A multiplexes the channel, user, and valid- ‘ 
ity data directly from serial input pins with dedicated 
• Conf igurable Buffer Memory (CS8401A) input pins for the most important channel status bits. 
• Transparent Mode Allows Direct • , 
Connection of CS8402A and CS8412 nDncDiK mcnDMATMr^ M … K j W 
,r^ocMrMA A^yr^oo/i"MA ORDERING INFORMATION: page 5-32 KiflHHB Or:CS8401A and CS8411A ’ TABLE OF CONTENTS: page 5-33 
CS8401A • _ ^ Mg 
I ’ • . f^ ‘ Ts • ‘ 
I scK L^ H Z ^ ~~^ —— 
c o Y N r l j > Prescaler 
FSYN ^ • Serial Port ~ ~ ^ ~ 
, SDATA ^ »• . i ‘ 
I t , • i 
‘ I 1 I 1 ? n ‘ j , I • , ——^>^TXP i 
• ^ I 14 J I MUX _ RS422 Driver I 
R D / ^ h _Con igurable . _ _ _ _ _ ^ ^ T X N 
Buffer 
A 4 - A 0 ^ Memory ‘ 
, D7-D0 i ^ f > 
1 8 - . 
I I • 
I . • ,. 
CS8402A Mi M0 : MCK ^ 
‘ [23 [22 , f i l | 5 M 6 ‘ “ 
, . •• 
SCK * >^ p\ ‘"*^^ I i 
I 7 Audio 
iFSYNC U ^ :SerialPort " ^ _ J ^ 20. ,,p 
SDATA M •_ 1TXP 
————• MUX • RS422 Driver 
~*T' h ~~l^TXN 
i c | j o _ . [ 7 ^ ‘ I 
I U !11 > Registers ' ’ , . 
i. i V u — — . 
n 
’ 15 24 0 0 • II 
1 Dedicated Channel CBL TRNPT 
i . ‘ ‘ . ‘‘ Status Bits . i. • . ... •• •.•• ‘ : ‘ .:.:.• ‘ ‘ ‘ 
I . ‘ 
I ‘ I i 
Crystal Semiconductor Corporation NOV '93 
P.O. Box 17847, Austin. TX 78760 DS60F1 
I (512) 445-7222 FAX: (512) 445-7581 ‘ 5-3 
_wBpiiiwri__iitffwprnniBw_ liPn p _ i p ^ 
) • . .^^^i^^^aiiassiSi^^ • 
^ y ^ ^ ^ ^ " ^ " " ^ : 
^ i r j H n am^mmtFrnmrn _ _ _ ^ 
S ^ S m S ^ S S S m CS8403A CS8404A 
A Cirrus Logic Company — 
I , 
, I 
96 kHz DigitalAudio Transmitter 
Features Description 
• Sample rates up to 108 kHz The CS8403A and CS8404A are digital audio transmit-
ters which support 96 kHz sample rate operation. The 
• S u p p o r t s A E S / E B U , I E C 958 , S /PD IF , devices encode and transmit audio data according to the 
& E l X j C P - 3 4 0 p r o f e s s i o n a l a n d AES/EBU. IEC958, S/PDIF, & EIAJ CP-340 interface 
COnsUrrWr f o r m a t s standards. The CS8403A and CS8404A accept audio 
j and digital data, which is then multiplexed, encoded and 
• Generates CRC codes and parity bits driven onto a cable. The audio serial port is double buff-
• O n 4 h i p RS422 line driver ered and capabIe ofsupporting a wide variety offormats. 
., The CS8403A has a configurable internal buffer m e m o - , 
• Configurable buffer memory (CS8403A) ry, loaded via a parallel port, which may be used to buffer 
• Transparent mode al lows direct channel status, auxiliary data, and/or user data. 
connection pf CS8404A and CS8414 or The CS8404A multiplexes the channel, user, andvalidity 
C S 8 4 0 3 A a n d C S 8 4 1 3 data directly from serial input pins with dedicated input 
I pins for the most important channel status bits. 
• Pin compatible with CS8401A and i 
PQQAfl9A ORDERING INFO 
Ub04Uz lA , CS8403A-CS,0to70°C’24-pinPlasticSOIC 
CS8404A-CS, 0 to 70 C, 24-pin Plastic SOIC 
_ _ _ _ _ ^ _ ^ _ _ _ _ _ _ _ ^ _ _ ^ ^ _ _ _ _ _ _ _ _ _ _ ^ _ _ _ _ _ _ _ ^ _ _ _ ^ ^ ^ ^ ^ ^ _ ^ _ ^ ^ ^ ^ _ ^ _ _ ^ ^ _ ^ ^ _ ^ ^ ^ ^ _ ^ _ _ _ _ _ ^ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ ^ ^ _ ^ _ ^ ^ _ _ _ _ _ _ _ _ _ _ ^ ^ _ _ _ _ _ _ _ _ ^ ^ ^ _ ‘ 
i i CS8403A !KI ^ 
| l 5 5 
SCK i ^ - »1 
i FSYNC p ~ ~ . / " f ° ^ — ~ h < ^ * ^ r , 
‘ SDATA U _ ~ • ' n ^ T " " i 
’ _ J U ^ T X P 
I ^ L l 4 J MUX » RS422 Driver ^ , 
i RD^ 7R { Q^ . ConfigurBble^  _ . - ^ 7 X N 
I I ButTer < ^ • 1 
A 4 - A 0 I ^ Mamo>y 
07- DO U ^ 
i r ^ ^ — 
‘ , C S 8 4 0 4 A ¥ Mi M0 MCK ‘ ^ T 
I |23p2n^ f5 h6 ’ 
‘ S C K U _ • 1 Audio 
I FSYNC j j ^ . Sar ia lPort " ) J 2 0 , ^ 
SDATA M 1. • ^ 
i , • MUX » RS422 Driver 
‘ 10 H r ^ ~ ^ ™ 
C (J^ » 7 
u hi • R_tB" • 
‘ . V U ~ . _ _ _ _ • i I 1 > 
‘ I jlS 124 
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i I ‘ f 
^ : 
• S B ^ s ^ ^ = s ^ : — 
i chronous wi th the audio d a t a . 
J 3 . n c H . 0 . 0 u s _ d e ; THe f . s . 3 ^ of e a c . 0 . t h e c K ^ s and H ^ can be se t 
y independent ly f rom the audio d a t a t iming. 
• o u t p u t d a t a can be n ^ d acco .d ing to tHe M U T E s ^ a I f r o m outs ide. 
. , c ; „^ fp p M O S 16-pin D I P and l 6 - p m t^Uf . 
• 5 y power supply. Si-gate bMUc>, y 
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A N A L O G Clock Recovery and Data Retiming 
D E V I C E S Phase-LockedL(H)p 
I AD800/AD80r 
FEATURES FUNCTIONAL BLOCK DIAGRAM 
Standard Products c 
44.736 Mbps-DS-3 if 
51 .84Mbps-STS-1 
155.52 Mb;pS-STS-3 or STM-1 DATA _^^^/TXJ COMPENSATING L / V v J ^ ^ 
Accepts NRZ Data, No Preamble Required iNPuir — > ^ o e ^ zERO p1^^^^/»[^|j^ 
Recovered Clock and Retimed Data Outputs | “ • 
Phase-Locked Loop Type Clock Recovery—No Crystal “ ~ ^ vco 
Required A L h = L _ ^ ™ " ^ ° 
Random Jitter: 20 Peak-to-Peak < >-»^^ 0UTPUT 
Pattern Jitt^r: Virtually Eliminated J RETiMEo 
10KH ECL Compatible • ™E >gfi#ui 
Single Supply Operation: - 5 . 2 V or +5 V AD800/AD802 
Wide Operating Temperature Range: - 4 0 C to +85 C • l^ TPUT 
I : 
, ‘ i • • • 
tRODUCT DESCRIPTION 
The AD800 and AD802 employ a second order phase-locked The inclusion of a precisely trimmed VCO in the device elimi-
oop architecture to perform clock recovery and data retiming nates the need for external components for serting center fre-
•n Non-Return to Zero, NRZ, data. This architecture is capable quency, and the need for trimming of those components. The 
f^ supporting data iJates between 20 Mbps and 160 Mbps. VCO provides a clock output within ±20% of the device center 
The products described here have been defined to work with frequency in the absence of input data, 
standard telecommunications bit rates. 45 Mbps DS-3 and 52 The AD800 and AD802 exhibit virtually no pattem jitter, due 
^ b p s STS-1 are supported by the AD800-45 and AD800-52 to the performance of the patented phase detector. Total loop 
eespectively. 155 Mbps STS-3 or STM-1 are supported by the jitter is 20 peak-to-peak. Jitter band'width is dictated by mask 
AD802-155: I I programmable fractional loop bandwidth. The AD800, used for 
;jnlike other PLL-based clock recovery circuits, these devices data rates < 90 Mbps, has been designed with a nominal loop 
4o not require ai preamble or an external VCXO to lock onto bandwidth of 0.1% of the center frequency. The AD802, used 
mput data. The circuit accjuires frequency and phase lock using for data rates in excess of 90 Mbps, has a loop bandwidth of 
iwo control loojjs. The frequency acquisition control loop ini- 0.08% of center frequency. 
iaUy acquires the clock frequency of ihe input data. The phase- 11 of the devices operate witli a single +5 V or - 5 . 2 V supply. i 
x)ck loop then a)cquires the phase of the input data, and ensures 
3hat the phase of the output signals track changes in the phase 
t)f the input data. The loop damping of the circuit is dependent 
on the value of a user selected capacitor; this defines jitter peak-
mg performance and impacts acquisition time. The devices -
exhibit 0.08 dB jitter peaking, and acquire lock on random or 
scrambled data within 4 x 10^ bit periods when using a damp-
mg factor of 5. ‘ 
During the process of acquisition the frequency detector pro-
vides a Frequency Acquisition (FRAC) signal which indicates 
that the device ^as not yet locked onto the input data. This sig-
aal is a series of pulses which occur at the points of cycle sUp 
oetween the input data and the synthesized clock signal. Once 
the circuit has acquired frequency lock no pulses occur at the 
FRAC output. 
j 
^Protected by U,S. Parent No. 5,027,085. 
I I 
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A N A L O G SampIePort Stereo Asynchronous 
D E V I C E S Sample RateCoWerters 
I T " " — AD1890/AD1891 ,. 
,L 
FEATURES SYSTEM DIAGRAM • 
Automat ica l ly SenSe S a m p l e F requenc ies — No i '' 
Programming Required , EXAMPLE EXAMfiiE 
T o l e r a n t of S a m p l e C l o c k J i t t e r FREQUENciES ,. FREouENciEs 
S m o o t h Trans i t ion W h e n S a m p l e Clock Frequencies ° o V . Z \ Z ^ ^ ‘ c o V . T l T n 
C r o s s BROADCAST 32kHz BROADCAS*T32kHz 
Accommodate Dynamically Changing Asynchronous L : 
S a m p l e C l o c k s INPUT SAMPLE CLOCK AD1tJ91 OUIPUr SAMPLE CLOCK 
, 8 kHz t o 56 kHz S a h i p l e Clock Frequency Range 
I 1:2 to 2:1 Ratio Between Sample Clocks i j 
, - 1 0 6 d B T H D + N a t i 1 k H z { A D 1 8 9 0 ) l N P U T S E R . A L D A T A ^ — ,OUTPi;|SEH.ALDATA 
120 dB Dynamic Range (AD1890) L 
Optimal Clock Tracking Control 1 
- S h o r t / L o n g Group Delay Modes input and output sample clock frequencies can npminally range 
- S l o w / F a s t Settl ing Modes , from 8 kHz to 56 kHz, and the ratio between th^m dan vary 
i LinearPhaseinAilModes from 1:2 io 2:1. 
Equivalent of 4 Million 22-Bit FIR Filter Coeff ic ients The AD1890/AD1891 use multirate digital signal|lproj:essing 
i Stored On-Chip > techniques to construct an output sample stream from the input 
Automatic Output Mute sample stream. The input word width is 4 to 20 bits llbr the 
Flexible Four Wire Serial In te r faces AD1890 or 4 to 16 bits for the AD1891. Shorter jnput words 
Low P o w e r ‘ are automatically zero-filled in the LSBs. The output'lword 
APPLICATIONS width for both devices is 24 bits. The user can receive as many 
’ D i g i t a l Mixing Conso l e s and Digital Audio Works t a t i ons &e output bits as desired. Internal arithmetic is performed 
I CD-R, DAT, DCC and MD Recorders with 22-bit coefficients and 27-bit accumulation. The digital 
i Muititrack Digital Audio and Video Tape Recorders samples are processed with unity g a m . ’ 
'| Studio to Transmitter Links The input and output control signals allow for considerable flex-
Digitai Audio Signal R o u t e r s / S w i t c h e s ibility for interfacing to a variety of DSP chips, AES/EBU 
'• Digital Audio Broadcas t E q u i p m e n t receivers and transmitters and for I^S compatible devJces. Input 
' H i g h Quality D/A Converters and output data can be independently justified to the left/right 
• Digital T a p e Recorder Var i speed Appl icat ions clock edge, or delayed by one bit clock from the lefVfight clock 
‘ C o m p u t e r C o m m u n i c a t i o n and Mul t imedia S y s t e m s edge. Input and output data can also be independently justified 
I • ‘ to the word clock rising edge or delayed by one bit crack from 
*PRODUCT OVERVIEW , the word clock rising edge. The bit clocks :an also be indepen-
l?he AD1890 and AD1891 SamplePorts'" are fully digital, stereo dently configured for rising edge active or felling ;edg| active 
Asynchronous Sample Rate Converters (ASRCs) that solve sam- operation. I j 
^)le rate interfacing and compatibility problems in digital audio j h e AD1890/AD1891 SamplePort^" ASRCs haveion4hip digital 
equipment. Conceptually, these converters interpolate the input coefficients that correspond to a highly ovetsampled d kHz to 
data up to. a very high internal sample rate with a time resolu- 20 kHz low-pass filter with a flat passband ' a very narrow tran-
<ion of 300 ps, then decimate down to the desired output sample gition band, and a high degree of stopband ‘t teniktion. A subset 
rate. The AD1890 is intended for 18- and 20-bit professional ^f these filter coefficients are dynamically chosen on the basis of 
#pplications, and the AD1891 is intended for 16-bit lower cost &e filtered instantaneous ratio between the'input sampIe cIock 
implications where large dynamic;sample-rate changes are not (LR I) and the output sample clock (LR 0 ) , and these coeffi-
encountered. These devices are asynchronous because the fre- cients are used in an FIR convolver to perform tl{c salnpIe rate 
! quency and phase relationships between the input and output conversion. Refer to the "Theory of Operation" sccti6n of this 
pample clocks (both are inputs 10 the AD1890/AD1891 ASRCs) ^ata sheet for a more thorough functional description^ The low-
are arbitrary and need not be related by a:simple mteger ratio. filter has been designed so that full 20 kHz bandwidth is 
There is no need to explicitly select or program the mput and maintained when the input and output sample clock frequencies 
output sample ciock frequencies,; as the AD1890/AD1891 auto- ^re as low as 44.1 kHz. If the output sample rate drops below 
matically sense the relationship between the two clocks. The (he input sample rate, the bandwidth of the input sigAal is 
‘ , • * < 
MmplePort and SamplcPorts are trademarks of|Analog Devices, Inc. i(con[inued on Page 4) 
• , • . •  
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I I : 
I f U n ^ C Z SM5844AF 
• NIPPON PRECISION CIRCUITS INC. ASYNCHRONOUS SAMPLE RATE CONVERTER 
OVERVIEW PACKAGE DIMENSIONS 
^ r The ^M5844AP is a digital audio signal, asynchro- Unit: mm 
€ nous ?ampIe rate converter LSI. It reads 16 or 20-bit . 
P ^ word lenglh input data, and writes 16. 18’ or 20-bit 4 4 - p m Q F P 
K^^ word length output data. It. also features a built-in 
B ' digital deemphasis filter and digital attenuator. 
M ‘ [- 12.8*0.3 H I . 
The SM584'4AF operates from a 5 V supply, and is h 1 o.2 H 
. M U1 • “ . / ^ T ^ 3.6 3.6 - , 1 . 6 D I A 
1 _blejn44-pinQFPs. _ j L m ^ ^ 2: : 
_ ;S|PPLICATI0NS J " § -
^ P • Digital aildio equipment, sample rate conversion ^~^ ^^  ° ° ^ / _._^ 
_ (audiovisual amplifiers, CD-R. DAT, MD and 8 " \^2.0 0 1 I S V ^ F ~ [ ‘ 
imm VTRs) g 1 P ^ h ^ 
E ' > ,Commercial recording/editing equipment, sample f W000HW00000 ^ ^ ~° § 
'rate conversion 
g ; a I n p u t d a t a j i t t e r e l i m i n a t i o n 0.35*0.10 ^ ^ ^ ^ ^ x ^ h— 
_ • PlNOUT —jr4Wwvuuuwu!hz:?_^ I i 
I i 0.15*0.05 —I k-0.8±0.15 1.75 MAX 
I I: I i i 8 | | I 
^ ^ 5 ¾ ¾ ^ ^ FEATURES 
i - I ‘ n n n n n n n n n n n . , 
fe' rn=f/^ t=n Functions ‘ I ° ' ic= 0 =J>VSS 
1 ^ BCKi"[ [ ^ 2 ] > R S T N • Left/right-channel processing (stereo) 
I ' I 1RCI ^ ^ 2 ^ TST2N • Inputsamplerate(fsi)ranges 
| „ CLK c = g n Z D TST1N • 2 4 t o 4 8 k H z ( 2 5 6 f s i m o d e ) 
icKSLg • :^ ^sTAfE • 27to55kHz(384fsimode) 
1 iFMi"{[ ^ ])"iiSN • Output sample rate (fso) range 
i .FM2{^ >^OW20N • 20tol00kHz | 
'. *~H ~~ • Sample rate conversion ratio (fso/fsi) , 
U U U U U U U U U U U • 0.5 to 2.0 times 
p ' I / I , , / V I / . . 
p'' Q uj 0 w 2 r • Asynchronous input and output timing (clock 
I , > I - 1 1 I i inputs) 
^: i o ^ ^ I 0 • System clock inputs (input and output clocks inde-
‘ ‘ 2 pendent) 
p_ ‘ • 256fsi or 384fsi input system clock 
1 '¾" I • 256fso or384fso outpul'system d o c k , 
| • Deemphasis filter 
r ‘ • nR-lype filter 
i \ • 44 .1 ,48 o r 3 2 kHz 
i ' ! • Digital attenuator , 
I • l l - b i t d a t a f o r l 0 2 5 levels ! 
‘ I • Smooth, incremental attenuation change • 
’ • +12 dB gain shift function 
•i i 
|-- H ^ ^ 
I I ‘ : . ^ • 
, N I P P O N PRECIS ION C IRCUITS 4 4 7 ^ ^ H 
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I i I . 
_ s Semiconductors Objective speci,fication • 
I • 
3eneral Digital Input (GDIN) TDA1373H 
^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ * ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ “ “ 
- ._ 
‘ t 
ATURES l l l l l l | I | | | l l | | 
four operating modes: | | | | | | ^ | | | | | 
• Sample Rate Conversion (SRC) mode • • L w V ^ " j* | W • • 
. A D / D A mod6 : _ 11 
SLAVE-VCO mode | | | l M l l l 
• SLAVE-VC>|Omode BITSTREAMCONVERSION 
full digital sample fate conversion over a wide range of 
nput sample rates 
fast and automatic detection and locking to the input • 5 V power supply 
iample rate with c9ntinu0us tracking • 0.7 ^m double metal Complementary Metal Oxide ^ ^ 
)igitai Phase-Locked Lobp (PLL) with adaptive Semiconductor (CMOS) , 
aandwidth which removes jitter on the digital audio input • S R C T H D + N: :\ 
ujdio outputs (soft) muted during loop acquisition ——113 dB over the 0 to 20 kHz band (1 kHz, 20 bits : 
:un linear phase processing based on all-FIR filtering iriput and output) (see Fig.3) |^ 
ntegrated full digital IEC 958 demodulator for digital _ - 9 5 dB over the O to 20 kHz band (1 kHz. 16 bits ‘ 
i^put signals {filES/EBU or SPDIFformat) with intelligent input and output) ( 
irror handling • Pass band ripple smaller than i0 .004 dB for. , ‘: 
£xtended input sample frequency range up-sampling and down-sampling filters , 
EC 958 Channel Status (CS) and User Channel (UC) • Stop band suppression: : 
outputs - selectable between 70 dB and 50 dB for 64x /, • 
)n-chip CSand/or UC demodulation and buffering up-sampling filters •• 
consumerand professional format) 80 dB for 128x down-sampling filters (’ 
)edicated sub(j:ocle processing for Compact Disc (CD) • Microcontroller operated and stand-alone mode. 
-inal output quanti'^ation to 16, 18 or 20 bits with [ 
optional in-audio-band noise shaping APPLICATIONS ‘ ^ 
tditstream inputand output for coupling with 1 -bit • professional audio equipment for: A 
|inalog-to-digital conversion (ADC) and digital-to-analog ^ p 
|:onversion (D/j^ C) _ mixing 
| 2s and Japanese serial,input formats supported for - recording j| 
\oRC and DAC function^ - editing ‘ 
| 2s and Japanese serial output formats supported for - broadcasting l 
|3RC and ADC functions • cD-Recordable (CD-R) 1 
i^S and Japanese 4x oversampied seriai output • pigital Speaker Systems (DSS) I 
^available for SRC and ADC functions • ^.^.^^, compact Cassette recorders (DCC) I 
!3-bit digital gain/attenuation control • ^ ^^^.^ Tape (DAT) and MD recorders | 
fSwitchable DigitaI,Signal Processor (DSP)-interface [ | 
k|2S input and outFj>ut) for additional audio processing ^ * Digital ampimers : J| 
kdditional clock outputs available at 768, 384. 256 and ¥ • J'«er killers. / ^ i 7 ^ " |lj 
h28fso \ [ T /ohM^ 11 
b-line serial microcontrqller Interface, compatible with ^ , W V / l J ^ ^ i ® ‘ |^ 
|the Philips CD I.C, proticol (HCL) / ||| 
! : - ‘ I I 
i \L ——>^- ~ ~ > II , 1^. • I 
I ‘ L _ ^ 1b^ , A , V “ ‘ 1 
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v-; i 
For ImsM Mlme, C _ Ym M SalespersBU ‘ 
-TV ,'• 
~ | f PI 
I . . ‘ ;l 
^ ^ 
BURR-BROWN® J | H ^ m D F 1 7 0 0 
• ^ ^ f f i w r • 
^^^gSBB|E^^^^Km 
^ ^ P H f . , 
‘ . . ‘ ‘ 
‘ • ‘ • ‘ I 
Duai Channel 8x Oversampling 
‘ DIGITAL FILTER ; 
i • ‘ • . • • ‘ ‘ 
I .  . I - . 
FEATURES DESCRIPTION 
‘ . , : • I I 
• DUAL CHANNEL DIGfTAL The DF1700 is a high performance, 8x oversampling i 
INTERPOLATION FILTERS CMOS digital filter. This filter accepts 16-bit input 
• ACCEPTS 16-BIT INPUT DATA data and is user-selectable for 16- 18-, or 20-bit , 
_ I |QCP o p i crTARi F POP if i 1ft. OR output data. The 8x oversampling feature converts the ‘ 
i 3 W cfl^p J r =k$>r input data frequency (fs) to an output data frequency 
zU"t»l U U l K U l U A l A of g X fs by digital interpolation. By providing 8x 
• SERIAL OUTPUT IS COMPATIBLE WTTH oversampIed data to an audio DAC, lower order ana-
PCM1700 AND PCM63 DACs log filters can be used at the DAC’s output. thus 
P A S S B A N D R I P P L E < 0 . 0 0 0 0 5 d B reducing filter phase non-linearities. Oversampling . 
• STOPBAND ATTENUATION > 110dB with the DF1700 simultaneously improves the fidelity 
• SINGLE ^5V POWER SUPPLY FOR LOW ofthe a n , : n s t r u e t i = n = = c : e s a n a I o g | f i k e r | u 
POWER DISSIPATION OF 250mW Max complex,tyattheoutputoftheDAC 
• PLASTIC 28-PIN DIP AND 40-PIN SOIC ^ ® D F : is available inaplastic 28-pin DIP ^ d a | 
PACKAGES 40-pin SOIC package, and is designed for compatibil-
ity with the Burr-Brown PCM1700 and PCM63 digital- J 
to-analog converters. 
‘ I • 
‘ . . - > I r 
LRCI DIN BCKI I 




^ ^ ^ ^ ••«'—• ^ 
CKSL 3 Data Input Interface k 
~ g tem I . 
^ y E ^ Swk \ 16Bte t 
i Z ^_^ . . |. j , , •• 
i XTO[J7_ • _ RlterCakxilation , | f 
j CKo J ^ _ ~~"*" for Both Channeb ;: 
j I 20 Bits j 
I FSCO15 | J n^——^owTs ’ ^ 
i ~ Timing Data == f SYN[^  Control Output ^ l( 0 ^ I 
~- Interface =z ; Y 
i n s T [ ^ ~ - L — ~ 
I r ~ i - r ^ r ^ 
‘ ~ E d l h ¢ ) 0 " S r M F E T 0 — 
; Voo V^, Vss, DG BCkOWCKO DOL DOR jheinfon 
‘ ‘ ‘ I r no respor i I I withoutnc krtematk>nal Alrport Mustrtel Park . Mailng Address: P0 Box 11400 • TtJCSon,AZe5734 I. SlrMt Address: 6730 S. T^jcson Bhrd. . Tucson,AZ 85706 j|... any BURI Tel:(602)74G-1111 • Twx:910-952-1111 .• Cabto: BBRCORP • Tetex:066^91 • FAX:(602)88M510 • knnwdtat Prodoct bifo: (800) 54M132 , 
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^ 
^ K : ‘ , 
_ f t j P C I SM5842AP 
W m NIPPON PRECISIONCIRCUITS INC. MULTI-FUNCTION DIGITAL FILTER 
C|VERVIEW PINOUT 
K ^ The SM5842AP is a MoIybdenum-gaie CMOS, “ 
^ m S lwo-channeI, digital linear phase FIR filler IC for v 
K ; f use in digital audio signal reproduction. The filier °' 2 E 3 ^ ‘ ‘ | K ^ pissband signal level is wiUiin ±0.00002 dB of ihc acw [T ^ oo 
^ ^ input signal, stopband attenuation exceeds 117 dB, cKstN [T ]£] ®^ °^ 
^ p t and Uie phase response remains linear (zero group iNFiN |T ^ wcKo 
^ g t j d l^ay distoijtion). iwwoiu T g 1* ooL 
B f > The SM5842AP incorporates 8-times oversampling, CE w ^ 3 _ : 
-digital deemphasis and soft mule. The I/O inicrfacc xTo | T | U voo 
^ P ; diows 16-, ;18-, 20- or 24-bit input data and 18-, vss [T M ^ o'THN • 
| fe . 20-, 22- or 24-bit output data. The sysicm clock can cKo | T > wuTEL H t t 
^ ^ be 256fs or 384fs. At 384fs, fs can vary bciwccii 48 iw2N/oiR Qo • ^ MursR H H 
K \ , kHz and 48 kHz + 15%. owiN Q7 ^ FSEi2 H | 
B The SM5842AP operates from a 5 V supply anci is • 3 "^ ^^  f g m 
1 ^ available in 28-pin plastic DIPs. svNCN 3 oEMPt ^ f f i 
^ f c . I HSTN Q 7 3 OEMPR H H | 
_ FEATURES 
^ ^ f • 8-times oversampling 
1 i = = i ^ e = r S ; ^ : H g i u ^ l c,cc.- PACKAGE DIMENSIONS 
m r Phasis j Unii: mm 
5 • Selectable 44.1, 48 and 32 kHz inpul sampling 
^ t 'rates ‘~~| ‘ 
V • 26 X 24-bit multiplier and 32-bit accumulaior y : x •! o.2s:|g 
m ‘ Two-channel independent ON/OFF sofi muic ^ ^ m Z ^ W = ^ ^ f ^ | ^ . • Jiiter-free/synchronous mode swiiching * 
^ v • Round-off operation processing from diiher p Q 134"® 15.24 
m /0 possible) I Q V 
^ • '256fs or 384fs system clock selection 4 r O O T U W O W D W O ^ ^ " t U ^ 
K • fwAx = 13 MHz with 256fs clock (fs = 50.7 kH/.) ; k i . 2 o-is. 
S9R^V' I 0.51 min 5.7 max | f e ' . fw>ol = 21.2 MHz wilh 384fs clock (fs = 55.2 | i 
K • Buiil in quartz oscillator circuiiry V y W y Y W W W V ^ f | t 
| ^ f • , 5 V supply 2 54 i0 2 5 ^ h - ~ 4 - ~ 0 . 4 8 i 0 . 1 2.54 max 
| E • ,28-pin plastic DIP L _ J 
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i ULTRAANALOG,iNc • 
^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ s ® ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ J 
| i ^ S ^ DAC D20400 
T ^ Dual 20 Bit Audio DAC 






‘ _ The DAC D20400 includes two complete The large-signal performance of the 
r 6 3 t U r 6 S B ~ | 20 Bit D/A Converters, a stable bipolar product is limited by initial calibration and 
_ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ B reference, a serial CMOS/TTL compatible long term stability of the MSB ladder 
~ H H H H H H H H H I H H H digital interface and two distortion- network. Consequently, the DAC D20400 
suppressing output deglitcher amplifiers. uses premium quality thin-film resistor 
• 20 Bit Resolution The DAC D20400 converts at rates up to networks. Once installed in the product, the 
• 2 lndeJendent Channels 400 kHz, thereby accommodating 8X over- networks are fine-trimmed with stable metal 
P ^ sampling applications. The product utilizes film resistors. To perform the fine trimming, 
• 400 kHk Max. Update Rate the finest available components including: each DAC D20400 is exercised with acom-
Per Channel I a custom CMOS IC. custom thin-film resistor puterized calibration system that makes 
. networks, low-noise operational amplifiers approximately 100,000 measurements and 
• Fully Cnaracter ized For and a variety of discrete components. calculations to determine the optimum trim , 
Audio Appl icat ions j he DAC D20400 achieves better initial resistor values. Next, a test operator installs 
• Includes Distortion linearity, superior long term stability and discrete metal film resistors into the DAC to 
Suppressors ‘ less sensitivity to resistor mismatch than complete the calibration. Although this : 
. other designs. Perhaps the most significant procedure is more time consuming than 
• Guaranteed Max imum benefit of the proprietary UltraAnalog laser trimming, the algorithm corrects for 
Specif ications architecture is that no transitions of the more every conceivable error that affects large-
• Unsurpassed T H D + significant bits (MSBs) occur for near-zero signal linearity. Once factory calibration 
Noise Perfbrmance ‘ signals. The proprietary architecture com- is complete, the user need not make any 
: bines digital data enhancement techniques - external adjustments. 
i with an over-ranging discrete DAC for the Digital interface connections to the 
I 8 MSBs and a monolithic 12 bit DAC for the product are through the universal serial 
^ 12 less significant bits (LSBs). The additional interface. The interface accepts Offset 
^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ ^ resolution of the over-ranging DAC allows Binary, 2's Complement. Complementary A D0liC3ti0ns H h conversions to occur away from the major Offset Binary and Complementary 2's 
" • 1 • carry of the ladder network, while pre- Complement coding schemes. Input data 
~ ~ | H H I H | | H H ^ H | | | | | | r i | venting an output over-range condition. words from 16 to 32 bits may be applied, 
This improves the integrity of conversions ,which allows easy interfacing to existing 
• Upgrade 16 Bit Digital for small signals, thereby ensuring faithful systems. Further, data words for left and 
Audio Sys tems: audio signal reconstruction. The result right channels may be applied simul-
is a typical small-signal performance taneously or multiplexed. An application 
• Digital Multi-channel fTHD + N) of 112 dB over the 20 to 20 kHz note guides the user in selecting the 
Recorders! band, that is guaranteed by design and will appropriate interface configuration for the 
• DigitalUudio Workstations ^ ^ ^ " ^ . t _ - « u r e = ^ ^ ^- ^ ^ ^ ^^ 
• Disk Based Recording Another feature of the design architecture DSP processor ICs. 
• nini tai AiiHio Tano /nAT^ IS that both D/A Converters share the same Finally, each DAC D20400 is 100% 
Uigiidi AUQio iape ^ u A i j precision resistor ladder network that tested for critical parameters and guar-
• Oversampled Audio determines the weight of the 6 MSBs and anteed tQ meet its specifications. The overall 
Reconstruct ion also sharethe bipolar reference. By sharing result of these design innovations and 
• . these circuits, both D/A Converters will track specialized manufacturing techniques is the 
• Synthesizers each other over time and temperature and world's first Dual 20 Bit 8X Oversampling 
will behave nearly identically. Audio DAC Subsystem. 
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• NEAR.|DEAL LOW LEVEL OPERATION advanced sign magnitude architecture that elimi- R 
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1— General Description 
The AK4321 is a high performance 1bit stereo DAC for the 96kHz sampling mode of DAT.DVD including a 
20bit digital filter. A 1bit DAC can achieve monotonicity and low distortion with no adjustment and is 
supenor,to traditional R-2R ladder based DACs. In the AK4321. the analog outputs are filtered in the 
analog domain by a combination of switched-capacitor fiIter(SCF) with high tolerance to clock jitter and 
continuous-time filter(CTF). Therefore, no external filters are generally required. The AK4321 can operate at 
the power supply from 2.7V to 5.5V and the digital l/F can also correspond to both TTL and CMOS levels. 
Features ^ 
High Performance Stereo 1bit DAC 
• Sampling Rate up to 96kHz 
• On chip Perfect Filtering 
• 20Bit 8 times FIR Interpolator 
‘ • 2nd order SCF 
j • 2nd order CTF ‘ 
I • Total Response: 0.5dB at 40kHz 
‘ On chip Buffer with Single End Output 
Digital de-emphasis for 32, 44.1, 48kHz sampling 
• Soft Mute 
I ‘ 
1 High Tolerance to Clock Jitter 
‘ • THD+N:_gOdB 
I • DynamicFlange,S/N:100dg 
Power Supply: Normal Speed(2.7V 5.5V) 
Double Speed(3.0V 5.5V) 
\ Small Package: 24pin VSOP i 
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OVERVIEW PINDlT 
The ZDECO SM5864AP D/A convener is a ^ ^ _ ^ 
bigli-$pee<l converter for OigiiaI au4io systems scw fT ^ *^^ ^ 
fabricated u$mg NPC'$ molybdenujoa-gate CMOS wcw |T , j^ 
'process. A selectable operadng frequency and coMPw Q^L^'u3v. ^ cKo / >13Y/^ ^^ 
, balanced outpute aUow the ZDECO SM5864AP to ^ ^ r ^ xavN 
adapte<J to a wi(Je range of s$)pHcaUons. b= ^ ] 7 ] ^ 
1 MUTEL 5 “ 2jJ -*^ A 
I I lTbe ZDECO SM5864AP is designed to be used ^ ™ [T ^ xn / ^ ^ 
I wiih a digital eight-dmes oversampUng Hlter and c^'^\ ^ ^ J T sMSsJlp c.K ^ i 
[ has two serial icputs for left- ma rigbKhannel - ^ i z ^ ^ 7 ^ ~ ~ = 4 t ^ ' 
i I data, m serial i0put daia fonnat consists of 20-bit ^ 5 ^ ^ > 5 5 ^ ^ / : \ l ^ f ^ ) f^W: . 
t i words in 2s complement, with the most significant _ E W ^ / ^ ^ 
bit nrst. Avooi Qq^ : l^3_f^°^—^^ 
« _ ^ _ . _ . . _ ^ . i i . _ ^ ^ - _ S Z Z -- — ^ “ ^ ‘ 
The LDECO SM5864AP linearly interpobtcs thtf A ^^ '°^ p ^^^^ i . 
I , ijiput sigaaI at a hxgh tnuldple of tbe original Avssi F ^ 
I i $ampltog frequency and then requantizes the rcsult-V y\ ―^ toBN po V T?] R09N if^ -|N^  
I ing signaL .A foujifaordcf Qoisc sbaper is used to \ Avooz 4^ -^ s +s Avooa 
I I remove most of the qu^ti2ing noise before tbe y_ _ _ ^ ^ ^ ^ ^ "" ‘ 
8igoaJi is output as a pulsewidth-modukted OPWM) 
,wavefonn. Quasi-synunetrical PWM outputs aUow „ ^ ^ ^ , . ^ _ rM^iitrMei/^Kie 
the use oflQw system clock fn^qucocies. PACKAGE DIMENSIONS 
The n>ECO SM5864AP bas a complementary out- Unit: mm 
put mo^c that produces a single low^tordcm, Plo$tic D)P28 
hd^ bi-Uoearity output channeL 
j Thc TDECO SM5864AP operates from a single 5a®«n«~^  J ^^ .^^ j 
1 5 y supply and is avaiM>le in 28-pin plastic DEPs. 3s.9typ~"‘ _-•-_._’ ^'^\ 
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FEATURES ) Q Q 13^  (• 15.24 
1 • Two-channel D/A converter VvvvvvvvvvvvVv'' JLLU^ 
• I • Designed for usc witb a digital eight-dmes over- __JL_i^ o^ oir ‘ 
j sampHng fiJlter. • ‘ ~Sil p-
^ • Quasi-symmetrical PWM outputs i f ip | i^p | ]pj^^] l i | ] l^+: i 1 
j , • High-accumcy pulsewidth-moduJlated ou^ >ut J *®* “ _ ‘ ' ' / ‘ ' - r 
j • 384f$> 768fs, 512fs or l024fs selectable system ^ fe4d>jw "^.46^.io ^ 
clock frequencies — '. . 
• On-ctup crystal osciUator circuit ^v.^ ^^V-^ . s u \^ i \ J l \ ^ 
\ • Fourth-order, 32fs noise shapcr ^ ^ - r ^ 1 \U 4 ‘+w +<f Oi"‘ 
• TTL^mpadble inputs and output$ ^^'^ jT" 
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• SN74HC590A • . • DW OR N PACKAGE i 
• Jj«gh-Current 3-Stata Parallel Regiater {TOP viEW) ! 
I Outputs Can Driv« Up to 15 LSTTL Loads . , , . [ -
1 I I ^ QB Q i U i 6 ] V c c :¾ 
I • Couhter has Dlroct Clear Q c 0 2 i 5 ] QA ' . i 
• Package dptions includa Plastic "Small ^0 C 3 i4 3 G | l £ 
Outline" Packages, Caramlc Chlp Carriers. ^E 4 i3 J RCK ' . 
dnd Standard Rastic and Caramlc 300-mil Qp s 12 J CCKEN ^ ^ ^ | >1 
DiPs QG 6 1 1 : ccK_ m m m .) 
Q H [ 7 io ]CCLR ‘ E ^ H l '^ ^ 
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Reliability ^ T-': ' 
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descrU>tlon 1 (TOP viEW) £ h^; 
l | iese devicas aach contain an 8-bit binary 03 u u < © 
I countor thalt feeds an 8-bit storage register. The ^ ^ f . 1 ^ 0 i ' ^ 
[ storage register has parallel outputs. Separate / Y Y V 5 19 ¢^ • : ; 
I clocks ara provided f v both the binary counter QQ ]4 ia[ G Q \ :;: 
I and storage reqister./The binary counter features Qg “ ” [ RCK 5 1 - V 
1 a direct dear jnpi^CCLf l and a count enable NC ]8 i6[ ^ _ Q j ;V 
input CCKlFyFor cascading a ripple carry output Qp J i5 CCKEN ^ v 
I BCO is p(ovided. Expansion is eajH^ Q^ Jg i4 cCK :‘, : 
1 accomplished for two stages by connecting RCO 9 10 11 12 13 : : ( 
i of the first stage to CCKEN of the second stage. _ r n n n n n _ ,, 
/Cascadlng for larger count chains can be ^Q u 0 5 ) 
/ jccomplishad by connacting RCO of each stage 0 a: y 
ttt CCK of the following stage. 
N C - N o in terna l c o n n e c t i o n 
^ t h the counter and register clocks arej2SSi^b^9^_^ 
e'dge triggered. If the user wishes to connect i^gj^ 3 y m b 0 i t : 
both clocks tCQBther, the counter state will 
a>ways be one count ahead of the register. gillLb^ gN3 j 
Internal circuitry prevents clocking from the a^„J12L^^„ / :; 
ciock enable. J ^ 4 l ‘ ^ ^ … ‘ 
/CVi^ 0 ^ ^""•>•\ ~ ^ CTH8 Z > v i - ^ ^ f -
I^ Se SN54HC590A is characterized for operation ^(^^g^^g^)iHU[^ Gi , ; , / C T ^ j C / ^ ! : [ 
over the full military temperature range of l _ _ J ^ = : ^ J 2 J L - > i * <cr_2SSU4-. « : : :^^Rco c ^ ^ | 
- • 5 5 0 c to 1250c. The SN74HC590A is ^ J ^ ^ C T - o ^ ^ ^ 
characterized for operation from - 4 0 ° C to X S r C "s, . - /.j7 1-} 
oco^ Z r i20 0 3 ^ f ~ r ~ Q A ^ ^ >4^ r . 
: “ 3 I gH^g fc 
; : … “ … = 
rs — ( I I p^oHh ‘ • |, 
I t j h i s s y m b o l is in a c c o r d a n c s w i t h A N S I / I E E E Std 9 1 - 1 9 8 4 and | . : 
IECPub"cation617-12. |,’ 
Pin numbers shown ara for DW, J. and N packages. ‘ g,; 
: . . : Mp 
i> 
‘ ^ 
^ m m m m ^ m m m m a ^ t m m m m m m m ^ ^ m m m m t m ^ ^ C o p v m g h t © 1 9 8 2 . T a x a ln t ru fnam lncofpo, ted £.', 
PMDUCTKJ^ MTNUBCMWwrticMUi^ UHorm*tlM P/m S^  
cttrrant u of p«blieati«« d«Xfc Pro4BCti ca»f®f« t« T C Y A C ^ ^ 0 K91 P, 
«p*iflMtloMp«t“t«fmo»TMMl_rt«»*_»« I tJ^>A^ ^ ^"^^ ‘ g' 
*Uti4*r4 wim*ty. Produetlow p«e«««« d^ »ot fx j GH"P I j M E N T S & MCMunlv >KlMJi tMti*v ot aU fwrMiat*n. “ N^ ^> I t ^ U 1VIC. 1 l %‘ 
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II 74AC/AGT11074 
Dual D-Type Flip-Flop w/Set 
and Reset; Positive-Edge 
Trigger 
Product Specification 
FEATURES G E N E R A L I N F O R M A T I O N 
• Output capability: 24 mA CONDITIONS ~ ~ T Y P I C A L “ ~ ~ ~ ~ 
• CMOS (AC) and TTL (ACT) voltage SYMBOL PARAMETER T , = 2S^; GNO OV; UNIT 
level Inputs i ^cc = -^°^  
• 5 0 a i n c i d e n t w a v a s w i t c h i n g !PLH^ Propagation delay c, =50pF 5.2 5.9 ns 
pui Or 10 vJ or U L 
• Center-pfn V^^ and ground conflgu- ~ " — — — „ “ " . . " 
ra t ion to m f n i m i z e h i g h - s p a e d ^ Powerdiss.pation 
switching nolse S o capac.tance perfl.p- f=1MHz;CL = 50pF 30 30 pF 
• 'cc category: SSI c,^ input capacitance V, = OV or • “ i ! i 3 ^ pF~~ 
DESCRIPTTON " ~ " " " ^ — PerJedecJC40.2 7 " 
I l| *Tf-u Latch-up current e , , „ , . . , 500 500 mA 
The 74AC/ACT11074 high-performance *^ Standard 17 
CMOS devices c»mblne very high speed f Maximum clock C =50pF 150 125 MHz 
and high oUtput drive comparable to the ^ ^ frequency ^ 
most advanced TTL families. Note: 
The 74AC/ACT11074 provides two D. 1. ^PD '® used to determine the dynamic power dissipation (P^ in j|W): 
type flip-flops with independent Data, ^D ‘ ^P0 * ^cc^ * i^ ^ ^ ^^L * ^cc^ * t ^ where: 
Clock, Set and F^3et inputs, and comple- f! = input frequency in MHz, C^ ^ = output load capacitance in pF, 
mentar^ Q and Q outputs. f = output frequency in MHz, V^c = supply voltage in V. 
Set (S ) and R e s e t (R ) are asynchronous I (C^ * V^Q^ x f ) = sum of outputs 
active-Low inputs and operate independ-
antlyof heClockinput. lnformationonthe O R D E R I N G I N F O R M A T I O N 
Data (D) input is'transferred to the Q PACKAGES TEMPERATURE RANGE ORDER CODE I 
output on the Low-to-High transition of the i4-pin plastic DIP , . _ ^ ._„_ 74AC11074N 
clock pulse. Clock triggering occurs at a (300mil-wide) +85 c 74ACT11074N 
vortage .level of the clock pulse and is not 14-pin plastic SO 74AC11074D 
directly delated to the transition time of the (i50mil-wide) ^0"C to +85"C 74ACT11074D 
positive-going pulse. The D inputs must r 
be stable one set-uptime priorto the Low- ^ 
to-High clocktransitbn for predictable op- ‘ 
eration. 
I 
PlN C O N F I G U R A T I O N L O G I C S Y M B O L L O G I C S Y M B O L ( IEEE/ iEC) 
I 
j N and D Packages 
• I 
i t 
’ I ‘ • . I 
1 T _ L i : : ^ i , ' 
lSo d " " ^ > ^ 1CP 1 3 I ^ ~ ~ > C 0 
1Q Q H 1D 13 — 0 “ O o - 2 9 — D , ‘ 0 , — 8 _U i 
19Cl SliRo i^7T^  n = ^ 
G N O Q 1 3 Vcc 1 4 — > C P 8 — > C P i 7 f ^ 
20 d 13 2R0 Y ^ 1« ‘ 
2Q Q 3 20 „ - , „ - . 
I - ^ =Z R . Qo 3 R , Qi — 5 9 
I 2So Q 3 2CP _ ^ _ p L _ i — ~ ~ \ 5 
I ^ ^ I i2J^ - ^ ^ 
I 12 10 
I I ‘ -
• , i ‘ 
. ‘ 
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^ V ^ ^ ^ m '0PTIC LINK 
m m w PLT1101,PLR1101 
- . ‘ ‘ 
PLT1101 : LIGHT TRANSMISSION MODULE 
PLR1101 : LIGHT RECEIVING MODULE 
1 
. 
, ‘ I ‘ 
I 
I «• 
PLT1101, a light transmission module, having a built-in GaAIAs high output red LED and an LED driving 
ic[ PLR1101, a light receiving module, having a built-in light receiving IC where a photodiode and a signal 
processing circuit are integrated into one chip; and a photo connector attached plastic optical fiber constitute 





• Excellent tolerance for external noise owing to the monolithic light receiving IC. ‘ 
• Direct drive by TTL signal is possible, Non adjust) i 
• , High speed transmission. (DC 6 Mb/s, NRZ) 
• The photo connector can be quickly attached and detached. snap-in type) 
I - . ‘ 
• Low supply current 
i ‘ 
Light transmission module PLT1101: lcc = 15 mA TYP. | 





Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by 
NEC Corporation to know the specification of quality grade on the devices and its recommended applications. 
1 
I ‘ , 
i i . . I 
APPLICATIONS 
• I Signal transmission between measuring and control equipment. • 
• Multiplex transmission system of computer. 
- •• I 
• j Signal transmission system of automobile. 
• Signal tfansmission s y s t e m requiring interception of electromagnetic hindrance. i 
I - : : . I . . 
‘ . ’ i ‘ i ‘ 3 : . ‘ : 
i . • 1 
'j . . 1 , 
1 I • I 
^ • • 
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I (O.D. No. LC-7650A) 
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I rinted in Japan • NEC Corporation 1990 
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MBMMro^l t_ i______l____l l i i_W_MMil iPMWBHBii l i lMi iPi*MMiMiia i i iBiBBBMifWif l i f f i fBWt! 
J ^ ^ ^ ^ p i — B W M W M M 
n r y s M i r • o p n c u m 
| K i B 5 i r P L T 1 0 1 , P L T 1 0 2 , P L T 1 0 4 
― ™ ^ P L R 1 0 1 , P L R 1 0 2 
I _»_««-«_««_—»_»__»«_«^ ____»»»____~««~~~~~~""~~"^ ~~~~~~~~«"~~~~««~""~~~ 
. i ~ •. I 
I PLT101, PLT10^PLT104 : TRANSMITTER MODULE 
PLR10V^LR102 : RECEIVER MODULE 
‘ i — NEPOC SERIES — 
‘ I I 
DESCRIPTION 
I j 
I Transmitter modules (PLT101, PLT102, PLT104) incorporate a 660 nm LED and a LED driver. Receiver 
1 moc|ules (PLR101, PLR102) incorporate an integrated photo detector and wide bandwidth dc amplifier. 
_Thecam^inations of PLT101, PLT102, PLT104 and PLR101, PLR102 with plastic fiber optic cabIe(1 mm core) 




i I '• ‘ 
• I 
• Small Package i ‘ 
^ Snap-in Connector 
P TTL Cc mpatible Output Level . 
!» DC to k Mb/s (NRZ) Data Rate 
—Single +5 V Power Supply 
^ • Low Power Dissipation 
£ i» Snap-in type (PLT104) 
li • . 
i-i 
,APPL ICAT IONS 
. -
• Local Area Networks , 
• Computerto Peripheral Links 
,• Digital Audio Interface 
j* Factoiy Data Highways 
'QUALITY GRADE 
Standard ‘ . 
• I 
Please refer to "Quality grade on NEC Semiconductor Devices" (Document number IEI-1209) published by ‘ 
NECt Corporation to know the specification ofquality grade on the devices and its recommended applications. 
: i I 
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n S ^ ^ i ^ Ultrafast Comparators 
AD96685/AD96687 
/ I 
I. — - — • — "• 
‘ ‘ AD96685 FUNCTIONAL BLOCK DIAGRAM 
FEATURES 
Fast: 2.5 ns Propagation Delay .oN.Nv.«.Nc^T^^_^aourPur 
Low Power: 118 mW per Comparator iMruT ® ^ ^ ^ 
Packages: DIP, T0-100, SOIC, PLCC wvwTwco~c - . < y ~ooouTPur 
Power Supplies: +5 V, -5.2 V - >T 1 “ 
Logic cl>mpatibility: ECL f ‘ 
MIL-STD-883 Versions Available [ J 
50 ps Delay Dispersion tATCHErM^  v, 
APPLICATIONS AD96687 FUNCTIONAL BLOCK DIAGRAM 
High Speed Triggers N0NiNvwTiN0 
High Speed Line Receivers NONiwcBT|NG_|^  oourpuT 5ouw^ ^ ^ _ _ „ w^ Por, 
Threshold Detectors oouTPur aouTFur ^ ^ , _ wvE^NG 
Window Comparators ' = T < ^ ; ; > ^ , t “ 1 TT 
Peak Detectors J «.1 ^i "^ f ^f U 
I 1 1 — 
u - -
I ^ _ _ ^ ‘ ~ . ~ • 
"**""* . I tATCHENAM,E UKTCMENABtS 
i . i S S S i H ^ S _ 
I 
^ , ^ ^ r ^ x T families. T h e outputs provide sufTident drive current to directly 
GENERALDESCRlPTlON H r ^ T L s m i s s i o n l i n i terminated in 50 Q to - 2 V. A level sen-
The AD96685 and AD96687 are ul t rafa^ ; . = ^ — ^ i ^ w h l c h permits tracking, track-hoIdJ : 
The AD96685 is a singe comparator with 2.5 ns propagation siuve icuui " n „^ or..Hnn 
Siay; lhekD96687 is'an equally fast dual comparator. Both or sample-hold modes of operation. . . : 
devices feature 50 ps propagation delay dispersion which is a The AD96685 and AD96687 are available m both mdustria . : 
particularly important characteristic of high speed comparators. _25^C to +85°C’ and military ^ P e > ; ^ ; > ^ = ^ s . Industrial 
It is a measure of the difference in propagation delay under dif- range devices are available in 16-pln DIP, SOIL, and ^U-leaa , 
fering overdrive conditions. PLCC; additionally, the AD96685 is avaiIable in a 10-pm, | 
A fast, high precision differential input stage permits consistent TO-lOO metal can. | 
propagation delay wlth a wide variety of sigrials in the common- i 
I mode range from - 2 .5 V to +5 V . 0"tP^ts arecomplementary \ 
digital signals fully compatible with ECL 10 K and 10 KH logic 
I ‘ ‘ 
: I j . i : ! ( , • I 
I ‘ i 
, , I 
i i i I i ! 
‘ . 
I ‘ ‘ 5 
•: ; 
, ‘ ‘ 
‘ • I 
, ' • - : 
,i ‘ ‘ ‘ . 
'i : ] . I . 
I I 




i Information furnished by Analog Devices is believed to be accurale and ‘ . SfaSfff^w^^r no reionsibSity is assumed by Analog Devices fonts 
u s l r S k ^ r ar^y Y^fringe^Unts of patents or other rights of third parties jechnology Way, P.O. Box 9106, Nonvood. M A 02062-9106. U.S.A. 
i5^r^iLy re^t frorS rts use. No license is granted by .mpl.cat.on or ^?. , Fax: 617/326-8703 
SihSwisfunder any patent or patent rights of Analog Devices. Tel. 617/323 4VOO 
\ t 










—J j . 
p l f t ^ ^ Ultrafast Comparators 
~ ~ ~ ~ ~ r AD96685/AD96687 1 
‘ — • — 
~ AD9668S FUNCTIONAL BLOCK D U G R A M 
FEATURES | 
Fast: 2.5ns Propagation Delay 
Low Power: 118mW per ComP^at^or _ N v « _ o _ I > s ^ 5 ——r^QouTPur 
Packages: DIP, T0-100, SOIC, PLCC ^ 
1 Power Supplies: +5V , - 5 . 2 V iNVERTtNCo~c - ^ > ^ ooouxpur 
^ ^ ^ ^ . . . . . . . c / ^ l INPUT x f I 
Logic Compajtibility: ECL K^ |g, ‘ 
MIL-STD-883jVersions Available U J H | j j j | 
50ps Delay Dispbrslon 6 K ^ ^ | 
*^ UTCHENABLE | | | | ^ 
APPLICATIONS I 
High Speed Triggers 
High Speed Line Receivers AD96687 FUNCTIONAL BLOCK DLVGRAM 
Threshold Detectors 
Window Comparators _ - . . ^ , ^ _NVERrow 
Peak Detectors , M ^ S T _ f v ^ ^ ^ ^ ^ l ^ o o u m n ^ ^ _ , i 
QOUTPUT Q O U T ^ S ^ _ 3 _ o ' ^ Y S J ? " 
I . ^ ^ ^ > ^ " t T r 
^f 4 ^f ~f U 
iiGENERAL DESCRIPTION P 1 _ 1 i ~ ‘ 
The AD96685 and AD96^87 are ultrafast voltage comparators. i A ^ ^ 
The AD96685 is a single comparator with 2.5ns propagauon t E i ^ v _ ^ 
delay; the AD96687 is an equally fast dual comp^aratorBo^ ^ ^ LATCHENABU 
S^;;^l3=:i^L^Sj^sf^S^S^=o^fors. ;S S S S ^ S I - ; ^ ^ ^ ^ H ^ t u I 
I n a measureof the difference in propagation delay under -Noa o. son - co_ECTEo ro -.ov. oB - | 
I differing overdrive conditions. | ‘ 
A fast, high precision differential input stage rmits con^stent AD96685 and AD96687 are available in bodi industrial, | 
i propagation de|ay with a wide varie^ of signals m = : = 1 2 5 ° 0 ^ 8 5 » 0 , and military temperature ranges. Industrial 
mode range from - 2.5Vto + 5VOmputsare complememary ^ ^ C o + f available ml6-pin DIP, SOIC, and 20-lead 
digital signals fuUy'compadble with ECL 10K and lOKH logic ^ “ the AD96685 is available in a 10-pin, T0-100 : 
faLies. The outputs provide sufficient dnve cu;r"U t = r e c d y ^=;^dch"oOth d e ; i = are available quaUfied to MIL-STD-883, | 
drive transmission Unes terminated mSOH to -2V^Alevd- metd ca^ Bo^ ^ ^ 20-lead ceramic LCC; the 1 
sensitive latch input is included which permits trackmg, track- g s s ^:rls6ioPn of the AD96685 is also mil^uaUficd. ^ 
hold, or samplp-hold modes of operaQon. 
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Calibrated, Low^Drift, +4.096V/+5V/+10V 
Precision Voltage References 
' ‘ . . 
( General Description Features ^ 
The MAX676/MAX677/MAX678 precision +4.096V, +5V, • Lowest Temperature Orift- 5 
and -10V volt^agereferencesfeature afactory-pro- ippm/°C Max Over -40 C to +85 C S 
j a m m e d on-chip ROM that calibrates each reference at 1 % ^ j o c Max Over -55^C to +125 C > < 
1 specific temperatures, and reduces the temperature drift to nC 
I less Lhan 1ppm/ C over temperature—the lowest in the • 0.02% lnl«al Accuracy J ^ 
industry. • 3ppm/mA Max Load Regulation ^ 
‘ T h e MAX676/MAX677/MAX678 have excellent line and • 30ppm/V Max Line Regulation ^ 
toad regulation 30ppmA/ and 3ppm/mA, respectively. • yi«««., D«*«,»»^  « ‘ ‘ , <^ «, , 5 
, L p a d 4ulation speciLtbns are guaranteed for source • . Reference Operates from 5V ±5% Supply S 
currents up to 5mA and sink currents up to 500 j^A. The • Available in Surface-Mount Package ^ 
4.096V MAX676 operates from a supply vofcage as tow as _: • ^ 
4.75V, making it an ideal reference for single 5V. high Ordenng Information 0 ^ 
resolution ADCs. ~"" MAynRFTl V I 
I P A R T T E M P . R A N G E P I N 4 > A C K A G E T i I J J T / 7 ^ 
I I I Q3P"^rC) ^ 
\ • i MAX676ACPP 0Cto+70C 20 Plastic DIP 1.0 ^ 
j _ _ MAX676BCPP 0 C to +70 C 20 Plastic DIP 2.0 § 
j ; Applications MAX67SACWP 0 C to +70 C 20 Wide SO 1.0 - ^ 
h|igh Resolution 16-Bit ADCs and DACs MAX676BCWP 0Cto+70C 20WideSO 2.0 ^ 
MAX676ACJP 0 C to ^10 C 20 CERDIP 1.0 J ^ 
, Precision Test and Measurement Systems MAX676AEPP -40 c to +85 C 20 Plastic DIP i .o ^ ‘ 
I Precision, Calibrated Voltage-Reference MAX676BEPP -40 C to +85 C 20 Plastic DIP 2 . 0 ~ ^ 
Standard MAX676AEWP -40 C to +85 C 20 Wide SO 1.0 ^ 
! MAX676BEWP -40 € to >85 € 20 Wide SO 2.0 “ 
High-Accuracy Transducers MAX676AEJP -40Cto^85C 20CERDiP i.o 
"i^ AX676AMJP -55Cto +125 € 20 CERDIP 1.5 
MAX676BMJP -55Cto+125t: 20 CERDIP 3.0 , 
Ordering Information continued on last page. 
I 
: Typical Operating Circuit Pin Configuration 
I ., TOPVIEW • • 
I V|N • U 
I FORCE 0 ^ C O M P 
, i Vcc COMP ~ T ~ ^ M > ‘ Z:{ 
‘ FORCE ——o ^ K iihEMP 
S E N S E [ ] ; ^ ^ j 3 g ^ ^ V c c 
’ SENSE < ‘ N.C. | 7 MAX676 n ] I.C. 
A/IMQAA MAX677 
I MAX676 J> l .Ck MAX678 lH'C 
j MAX677 > R t I . C . [ ? j ^ | . C . 
8 ,.C.[[ i3'Ci 
i I SGNO——o ni ' C- i 
i , SGND | T i ^ TRIM 
I GNP GND „ ^ = ^ 
1 1 GND 1 ^ GND 
I _ . _ i » ^ 
^ DIP/SO 
_ I.C.. INTERNALCONNECTKDN. MAKE NOCONNECTION10 THESE PINS. ‘ 
^^^ZX^^^W Maxlm Integrated Products 1 
i Call ioU free 1-800-998-8800 for free samples or literature. 




i • , 
1 . 




I I » 
‘'fT^ \i if7^ : ,€ " ^ : -.__ ;"r:,":rA.. 
:v ,\ ^ fT ' " < .” ’“::•••:. 
'r ^, .^ V ‘ . . • 
^ u ^ ^ - 7 
-r^. . •""... . . . . . -. 
..: ' • “ ‘ :s F •.: ... ^ , . • i , . 
’. 1i: 
, • ‘ . , ••' 
: •‘_ .. :/ .j , 
, " . . . j J h ^ y ^ r ^ v z j : .:.: .:1' V, I . . •‘ 
CUHK L i b r a r i e s 
• • _11 
DD3SflTMflT 
* . 
